

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2000	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rj8gfa-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

O ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/L12					
			32 pins	44 pins	48 pins	52 pins	64 pins	
32 KB	2 KB	1.5 KB ^{Note}	R5F10RBC	R5F10RFC	R5F10RGC	R5F10RJC	R5F10RLC	
16 KB		1 KB ^{Note}		R5F10RFA	R5F10RGA	R5F10RJA	R5F10RLA	
8KB	2 KB	1 KB ^{Note}	R5F10RB8	R5F10RF8	R5F10RG8	R5F10RJ8	-	

Note In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

Remark The functions mounted depend on the product. See 1.6 Outline of Functions.




1.3 Pin Configuration (Top View)

1.3.1 32-pin products

• 32-pin plastic LQFP (7 × 7)

<R>



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.


2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.3.5 64-pin products

• 64-pin plastic WQFN (8 × 8)

<R>



Cautions 1. Make EVss pin the same potential as Vss pin.

- 2. Make VDD pin the same potential as EVDD pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

- When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the V_{SS} and EV_{SS} pins to separate ground lines.
- **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RENESAS

- 64-pin plastic LQFP (fine pitch) (10×10)
- 64-pin plastic LQFP (12 × 12)

<R>




Cautions 1. Make EVss pin the same potential as Vss pin.


- 2. Make VDD pin the same potential as EVDD pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the V_{SS} and EV_{SS} pins to separate ground lines.
 - **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RENESAS

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0), g: PIM and POM number (g = 1)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (T_A = -40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	(Conditions	• •	h-speed Mode		v-speed Mode		-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	2.7 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$	167 Note 1		500 Note 1		1000 Note 1		ns
		2.4 V ≤ EV	$I_{\text{DD}} \leq 5.5 \text{ V}$	250 Note 1		500 Note 1		1000 Note 1		ns
		1.8 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$			500 Note 1		1000 Note 1		ns
		1.6 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$					1000 Note 1		ns
SCKp high-/low-level width	tкнı, tкLı	4.0 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$	tксү1/2 – 12		tксү1/2 - 50		tксү1/2 - 50		ns
		2.7 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$	tксү1/2 – 18		tксү1/2 - 50		tксү1/2 - 50		ns
		2.4 V ≤ E\	$V_{\text{DD}} \leq 5.5 \text{ V}$	tксү1/2 – 38		tксү1/2 – 50		tксү1/2 - 50		ns
		1.8 V ≤ E\	$V_{\text{DD}} \leq 5.5 \text{ V}$			tксү1/2 – 50		tксү1/2 - 50		ns
		1.6 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$					tксү1/2 - 100		ns
SIp setup time (to SCKp↑) Note 2	tsik1	2.7 V ≤ EV	$I_{\text{DD}} \leq 5.5 \text{ V}$	44		110		110		ns
Note 2		2.4 V ≤ EV	$I_{\text{DD}} \leq 5.5 \text{ V}$	75		110		110		ns
		1.8 V ≤ EV	$I_{DD} \leq 5.5 \text{ V}$			110		110		ns
		1.6 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$					220		ns
SIp hold time (from SCKp [↑])	t KSI1	$2.4 \text{ V} \le \text{EV}$	$I_{\text{DD}} \leq 5.5 \text{ V}$	19		19		19		ns
NOTE 3		1.8 V ≤ EV	$I_{\text{DD}} \leq 5.5 \text{ V}$			19		19		
		1.6 V ≤ EV	$V_{DD} \leq 5.5 \text{ V}$					19		
Delay time from SCKp↓ to	t KSO1		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		25		25		25	ns
SOp output Note 4		Note 5	$1.8~V \le EV_{\text{DD}} \le 5.5~V$				25		25	
			$1.6~V \le EV_{\text{DD}} \le 5.5~V$						25	

Notes 1. For CSI00, set a cycle of 2/fмск or longer. For CSI01, set a cycle of 4/fмск or longer.

- **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **5.** C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(Remarks are listed on the next page.)

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 1)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00, 01))

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2) ($T_A = -40$ to +85°C, 1.6 V $\leq EV_{DD} = V_{DD} \leq 5.5$ V, Vss = EVss = 0 V)

Parameter	Symbol	Cond	litions	HS (high main)	•	LS (low main)	•		-voltage Mode	Unit	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1	
SCKp cycle time ^{Note}	t ксү2	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$	20 MHz < fмск	8/f мск						ns	
5			fмск ≤ 20 MHz	6/fмск		6/fмск		6/ f мск		ns	
		$2.7~V \leq EV_{DD} < 4.0~V$	16 MHz < fмск	8/fмск						ns	
			fмск ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns	
		$2.4~V \leq EV_{DD} \leq 5.5~V$		6/fмск and 500		6/fмск		6/fмск		ns	
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$				6/ f мск		6/ f мск		ns	
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						6/fмск		ns	
SCKp high-/low- level width	tкн2, tкL2	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$		tксү2/2 - 7		tксү2/2 -7		tксү2/2 - 7		ns	
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$		tксү2/2 - 8		tксү2/2 — 8		tксү2/2 - 8		ns	
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 2.7 \text{ V}$		tксү2/2 – 18		tксү2/2 – 18		t _{ксү2} /2 – 18		ns	
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$				tксү2/2 – 18		tксү2/2 – 18		ns	
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						tксү2/2 - 66		ns	
SIp setup time (to SCKp↑) ^{Note 1}	tsik2	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns	
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 2.7 \text{ V}$		1/fмск + 30		1/fмск + 30		1/fмск + 30			
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$				1/fмск + 30		1/fмск + 30		ns	
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						1/fмск + 40		ns	
SIp hold time tksiz (from SCKp↑) ^{Note 2}	tksi2	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns	
		$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 2.4 \text{ V}$				1/fмск + 31		1/fмск + 31		ns	
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						1/fмск + 250		ns	

(Notes, Caution, and Remarks are listed on the next page.)

- Notes 1. For CSI00, set a cycle of 2/fmck or longer. For CSI01, set a cycle of 4/fmck or longer.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 3. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)



2.5.2 Serial interface IICA

(1) I^2C standard mode

(TA = -40 to +85°C, 1.6 V \leq EV_DD = V_DD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions		speed	high- I main) ode	LS (low-speed main) Mode		LV (low- voltage main) Mode		Unit
					MAX.	MIN.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	f scL	Standard $2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$		0	100	0	100	0	100	kHz
		mode:	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	0	100	0	100	
		fclk≥ 1 MHz	$1.8~V \le EV_{\text{DD}} \le 5.5~V$			0	100	0	100	
			$1.6~V \leq EV_{\text{DD}} \leq 5.5~V$					0	100	
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$2.4 V \le EV_{DD}$	≤ 5.5 V	4.7		4.7		4.7		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			4.7		4.7		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.7		
Hold time Note 1	thd:sta	$2.7 V \le EV_{DD}$	≤ 5.5 V	4.0		4.0		4.0		μs
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	4.0		4.0		4.0		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			4.0		4.0		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.0		
Hold time when SCLA0 = "L"	t LOW	$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		4.7		4.7		4.7		
		$1.8~V \leq EV_{\text{DD}} \leq 5.5~V$				4.7		4.7		
		$1.6 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$						4.7		
Hold time when SCLA0 = "H"	tніgн	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		4.0		4.0		4.0		μs
		$2.4~V \leq EV_{DD} \leq 5.5~V$		4.0		4.0		4.0		
		$1.8~V \leq EV_{DD} \leq 5.5~V$				4.0		4.0		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.0		
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	250		250		250		ns
		$2.4 V \le EV_{DD}$	≤ 5.5 V	250		250		250		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			250		250		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					250		
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 V \le EV_{DD}$	≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}}$	≤ 5.5 V	0	3.45	0	3.45	0	3.45	
		$1.8 V \le EV_{DD}$	≤ 5.5 V			0	3.45	0	3.45	
		$1.6 V \le EV_{DD}$	≤ 5.5 V					0	3.45	
Setup time of stop condition	tsu:sto	$2.7 V \le EV_{DD}$	≤ 5.5 V	4.0		4.0		4.0		μs
		$2.4 V \le EV_{DD}$	≤ 5.5 V	4.0		4.0		4.0		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			4.0		4.0		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.0		
Bus-free time	t BUF	$2.7 V \le EV_{DD}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$2.4 V \le EV_{DD}$	≤ 5.5 V	4.7		4.7		4.7		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			4.7		4.7		
		$1.6 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$						4.7		

(Notes and Remark are listed on the next page.)

- Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).
 - 2. This is a capacitor that is connected between voltage pins used to drive the LCD.


C1: A capacitor connected between CAPH and CAPL

- C2: A capacitor connected between $V_{\mbox{\tiny L1}}$ and GND
- C3: A capacitor connected between $V_{\mbox{\tiny L2}}$ and GND
- C4: A capacitor connected between $V_{\mbox{\tiny L4}}$ and GND
- $C1 = C2 = C3 = C4 = 0.47 \ \mu\text{F}{\pm}30\%$




2.11 Timing Specifications for Switching Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	ts∪	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms




- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after a reset is released during this period.
 - $t_{\text{SU:}}$ Time to release the external reset after the TOOL0 pin is set to the low level
 - thD: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)






CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)





2. m: Unit number, n: Channel number (mn = 00, 01)

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(2/2)

Parameter	Symbol	Conditions	HS (high-spee	ed main) Mode	Unit
			MIN.	MAX.	
SIp setup time	tsiĸ1	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	162		ns
(to SCKp↑) ^{Note 1}		$C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	354		ns
		C _b = 30 pF, R _b = 2.7 kΩ			
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$	958		ns
		C _b = 30 pF, R _b = 5.5 kΩ			
SIp hold time	tksi1	$4.0 \text{ V} \le EV_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le V_b \le 4.0 \text{ V},$	38		ns
(from SCKp↑) ^{Note 1}		C _b = 30 pF, R _b = 1.4 kΩ			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ < 4.0 V, 2.3 V $\le \text{V}_{\text{b}} \le 2.7 \text{ V}$,	38		ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$	38		ns
		C_b = 30 pF, R_b = 5.5 k Ω			
Delay time from SCKp↓ to	tkso1	$4.0 \ V \le EV_{\text{DD}} \le 5.5 \ V, \ 2.7 \ V \le V_{\text{b}} \le 4.0 \ V,$		200	ns
SOp output Note 1		C_b = 30 pF, R_b = 1.4 k Ω			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$		390	ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$		966	ns
		C_b = 30 pF, R_b = 2.7 k Ω			
SIp setup time	tsik1	$4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	88		ns
(to SCKp↓) ^{Note}		C_b = 30 pF, R_b = 1.4 k Ω			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ < 4.0 V, 2.3 V \le V _b \le 2.7 V,	88		ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V},$	220		ns
		C_b = 30 pF, R_b = 5.5 k Ω			
SIp hold time	tksi1	$4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V,$	38		ns
(from SCKp↓) ^{Note 2}		C_b = 30 pF, R_b = 1.4 k Ω			
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V},$	38		ns
		C _b = 30 pF, R _b = 2.7 kΩ			
		$2.4~V \leq EV_{\text{DD}} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,$	38		ns
		C _b = 30 pF, R _b = 5.5 kΩ			
Delay time from SCKp↑ to	tkso1	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$		50	ns
SOp output Note 2		C _b = 30 pF, R _b = 1.4 kΩ			
		$2.7 \text{ V} \leq EV_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq V_{\text{b}} \leq 2.7 \text{ V},$		50	ns
		C _b = 30 pF, R _b = 2.7 kΩ			
		$2.4~V \leq EV_{\text{DD}} < 3.3~V,~1.6~V \leq V_{\text{b}} \leq 2.0~V,$		50	ns
		C_b = 30 pF, R_b = 5.5 k Ω			

(Notes, Caution and Remarks are listed on the page after the next page.)



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) ($T_A = -40$ to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	0	Conditions	HS (high-spee	Unit	
				MIN.	MAX.	
SCKp cycle time Note 1	tkCY2	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$	20 MHz < fмск ≤ 24 MHz	24/f мск		ns
		$2.7V\!\le\!V_{b}\!\le\!4.0V$	$8 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	20/f мск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	16/f мск		ns
			fмск ≤4 MHz	12/f мск		ns
		$2.7 V \le EV_{DD} < 4.0 V$,	20 MHz < fмск ≤ 24 MHz	32/f мск		ns
		$2.3V\!\le\!V_{b}\!\le\!2.7V$	$16 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	28/f мск		ns
			8 MHz < fмск ≤ 16 MHz	24/f мск		ns
			4 MHz < fмск ≤ 8 MHz	16/ f мск		ns
			fмск ≤ 4 MHz	12/f мск		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V},$	20 MHz < fмск ≤ 24 MHz	72/f мск		ns
		$1.6V\!\le\!V_{b}\!\le\!2.0V$	16 MHz < fмск ≤ 20 MHz	64/f мск		ns
			8 MHz < fмск ≤ 16 MHz	52/f мск		ns
			4 MHz < fмск ≤ 8 MHz	32/f мск		ns
			fмск ≤4 MHz	20/f мск		ns
SCKp high-/low-level width	tкн2, tкL2	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 5.5 \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$	V,	tkcy2/2 - 24		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$	V,	tkcy2/2 - 36		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 3.3 \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$	V,	tkcy2/2 - 100		ns
SIp setup time (to SCKp↑) ^{Note2}	tsik2	$\begin{array}{l} 4.0 \ V \leq EV_{DD} < 5.5 \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$	V,	1/fмск + 40		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$	V,	1/fмск + 40		ns
		$\begin{array}{c} 2.4 \ V \leq EV_{DD} < 3.3 \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$	V,	1/fмск + 60		ns
SIp hold time (from SCKp↑) ^{Note 3}	tksi2	$\begin{array}{l} 4.0 \ V \leq EV_{DD} < 5.5 \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$	V,	1/fмск + 62		ns
		$\begin{array}{c} 2.7 \ V \leq EV_{DD} < 4.0 \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$	V,	1/fмск + 62		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$		1/fмск + 62		ns
Delay time from SCKp↓ to SOp output ^{Note 4}	tĸso2	$4.0 V \le EV_{DD} \le 5.5$ $C_b = 30 \text{ pF}, R_b = 1.4$	$V, 2.7 V \le V_b \le 4.0 V,$ 4 kΩ		2/fмск + 240	ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0$ $C_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 2.$	$V, 2.3 V \le V_b \le 2.7 V,$ 7 kΩ		2/fмск + 428	ns
		$2.4 V \le EV_{DD} < 3.3$ C _b = 30 pF, R _b = 5.5	V, 1.6 V ≤ V₅ ≤ 2.0 V 5 kΩ		2/fмск + 1146	ns

(Notes, Caution and Remarks are listed on the page after the next page.)



3.5.2 Serial interface IICA

(1) I^2C standard mode

(TA = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Co	onditions	HS (high-spe	ed main) Mode	Unit
				MIN.	MAX.]
SCLA0 clock frequency	fsc∟	Standard mode:	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	kHz
		fclκ ≥ 1 MHz	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	kHz
Setup time of restart condition	tsu:sta	$2.7 V \leq EV_{DD} \leq 5.$.5 V	4.7		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.1 \text{ C}$.5 V	4.7		μs
Hold time ^{Note 1}	thd:sta	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.$.5 V	4.0		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.$.5 V	4.0		μs
Hold time when SCLA0 = "L"	t∟ow	$2.7 \text{ V} \leq EV_{\text{DD}} \leq 5.5 \text{ V}$		4.7		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.$.5 V	4.7		μs
Hold time when SCLA0 = "H"	tніgн	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		4.0		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.1 \text{ C}$.5 V	4.0		μs
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		250		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.$.5 V	250		ns
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$		0	3.45	μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.$.5 V	0	3.45	μs
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		4.0		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.$.5 V	4.0		μs
Bus-free time	t BUF	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.$.5 V	4.7		μs
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.$	5 V	4.7		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 k Ω



3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

		Reference Voltage							
	Reference voltage (+) = AVREFP	Reference voltage (+) = VDD	Reference voltage (+) = V _{BGR}						
Input channel	Reference voltage (-) = AVREFM	Reference voltage (-) = Vss	Reference voltage (-) = AVREFM						
ANIO, ANI1	-	Refer to 3.6.1 (3).	Refer to 3.6.1 (4).						
ANI16 to ANI23	Refer to 3.6.1 (2).								
Internal reference voltage Temperature sensor output voltage	Refer to 3.6.1 (1) .		_						

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : internal reference voltage, and temperature sensor output voltage

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$2.4~V \le AV_{REFP} \le 5.5~V$		1.2	±3.5	LSB
Conversion time		10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$3.6~V \le V_{\text{DD}} \le 5.5~V$	2.375		39	μs
			$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
			$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±0.25	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±0.25	%FSR
Integral linearity error	ILE	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±2.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±1.5	LSB
Analog input voltage	VAIN	Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode)		V _{BGR} ^{Note 4}			V
		Temperature sensor output volt (2.4 V \leq VDD \leq 5.5 V, HS (high-	0		VTMPS25 Note	4	V

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, 2.4 \text{ V} \le \text{AV}_{REFP} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When AV_{REFP} < V_{DD}, the MAX. values are as follows. Overall error: Add ±1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AV_{REFP} = V_{DD}.
- 4. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

3.6.2 Temperature sensor/internal reference voltage characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tамр		5			μs


$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{ss}} = 0 \text{ V}, \text{HS (high-speed main) mode)}$

3.6.3 POR circuit characteristics

(T_A = -40 to +105°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.45	1.51	1.57	V
	VPDR	Power supply fall time	1.44	1.50	1.56	V
Minimum pulse width	Tpw		300			μs

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).






4. PACKAGE DRAWINGS

4.1 32-pin Products

R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP R5F10RB8GFP, R5F10RBAGFP, R5F10RBCGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP32-7x7-0.80	PLQP0032GB-A	P32GA-80-GBT-1	0.2



NOTE

- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.

Page 125 of 131

е

х

у

0.80

0.20


0.10



4.2 44-pin Products

R5F10RF8AFP, R5F10RFAAFP, R5F10RFCAFP R5F10RF8GFP, R5F10RFAGFP, R5F10RFCGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36



NOTE

Each lead centerline is located within 0.20 mm of its true position at maximum material condition.

© 2012 Renesas Electronics Corporation. All rights reserved.

у

ZD

ZE

0.10

1.00

1.00



Revision History

RL78/L12 Datasheet

		Description			
Rev.	Date	Page	Summary		
0.01	Feb 20, 2012	-	First Edition issued		
0.02	Sep 26, 2012	7, 8	Modification of caution 2 in 1.3.5 64-pin products		
		15	Modification of I/O port in 1.6 Outline of Functions		
		-	Modification of 2. ELECTRICAL SPECIFICATIONS (TARGET)		
		-	Update of package drawings in 3. PACKAGE DRAWINGS		
1.00	Jan 31, 2013	11 to 15	Modification of 1.5 Block Diagram		
		16	Modification of Note 2 in 1.6 Outline of Functions		
		17	Modification of 1.6 Outline of Functions		
		-	Deletion of target in 2. ELECTRICAL SPECIFICATIONS		
		18	Addition of caution 2 to 2. ELECTRICAL SPECIFICATIONS		
		19	Addition of description, note 3, and remark 2 to 2.1 Absolute Maximum Ratings		
		20	Modification of description and addition of note to 2.1 Absolute Maximum Ratings		
		22, 23	Modification of 2.2 Oscillator Characteristics		
		30	Modification of notes 1 to 4 in 2.3.2 Supply current characteristics		
		32	Modification of notes 1, 3 to 6, 8 in 2.3.2 Supply current characteristics		
		34	Modification of notes 7, 9, 11, and addition of notes 8, 12 to 2.3.2 Supply current		
			characteristics		
		36	Addition of description to 2.4 AC Characteristics		
		38, 40 to	Modification of 2.5.1 Serial array unit		
		42, 44 to			
		46, 48 to			
		52, 54, 55			
	57, 58	Modification of 2.5.2 Serial interface IICA			
		62	Modification of 2.6.2 Temperature sensor/internal reference voltage characteristics		
		64	Addition of note and caution in 2.6.5 Supply voltage rise time		
		69	Modification of 2.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics		
		69	Modification of conditions in 2.9 Timing Specs for Switching Flash Memory Programming Modes		
		70	Modification of 2.10 Timing Specifications for Switching Flash Memory		
			Programming Modes		
2.00	Jan 10, 2014	1	Modification of 1.1 Features		
		3	Modification of Figure 1-1		
		4	Modification of part number, note, and caution		
		5 to 10	Deletion of COMEXP pin in 1.3.1 to 1.3.5.		
		11	Modification of description in 1.4 Pin Identification		
		12 to 16	Deletion of COMEXP pin in 1.5.1 to 1.5.5		
		17	Modification of table and note 2 in 1.6 Outline of Functions		
		20	Modification of description in Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (1/3)		
		21	Modification of description and note 2 in Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (2/3)		
		23	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics		
		23	Modification of table in 2.2.2 On-chip oscillator characteristics		
		24	Modification of table, notes 2 and 3 in 2.3.1 Pin characteristics (1/5)		
		25	Modification of notes 1 and 3 in 2.3.1 Pin characteristics (2/5)		
		30	Modification of notes 1 and 4 in 2.3.2 Supply current characteristics (1/3)		
		31, 32	Modification of table, notes 1, 5, and 6 in 2.3.2 Supply current characteristics (2/3)		
		33, 34	Modification of table, notes 1, 3, 4, and 5 to 10 in 2.3.2 Supply current characteristics (3/3)		