

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"


##### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rjcgfa-x0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rjcgfa-x0</a>

### 1.3.2 44-pin products

- 44-pin plastic LQFP (10 × 10)

&lt;R&gt;



**Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).**


**Remarks** 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

### 1.3.3 48-pin products

- 48-pin plastic LQFP (fine pitch) ( $7 \times 7$ )

&lt;R&gt;




**Caution Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).**

**Remarks** 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

## 1.5.4 52-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

## 2.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.6 V ≤ EVDD = VDD ≤ 5.5 V, Vss = EVss = 0 V) (1/3)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current Note 1	I <sub>DD1</sub>	Operating mode	HS (high-speed main) mode <sup>Note 5</sup>	$f_{IH} = 24 \text{ MHz}^{\text{Note 3}}$	Basic operation	V <sub>DD</sub> = 5.0 V		1.5		
					Normal operation	V <sub>DD</sub> = 3.0 V		1.5	mA	
					Normal operation	V <sub>DD</sub> = 5.0 V		3.3	5.0 mA	
					Normal operation	V <sub>DD</sub> = 3.0 V		3.3	5.0 mA	
			f <sub>IH</sub> = 16 MHz <sup>Note 3</sup>		Normal operation	V <sub>DD</sub> = 5.0 V		2.5	3.7 mA	
					Normal operation	V <sub>DD</sub> = 3.0 V		2.5	3.7 mA	
		LS (low-speed main) mode <sup>Note 5</sup>	f <sub>IH</sub> = 8 MHz <sup>Note 3</sup>		Normal operation	V <sub>DD</sub> = 3.0 V		1.2	1.8 mA	
					Normal operation	V <sub>DD</sub> = 2.0 V		1.2	1.8 mA	
		LV (low-voltage main) mode <sup>Note 5</sup>	f <sub>IH</sub> = 4 MHz <sup>Note 3</sup>		Normal operation	V <sub>DD</sub> = 3.0 V		1.2	1.7 mA	
					Normal operation	V <sub>DD</sub> = 2.0 V		1.2	1.7 mA	
		HS (high-speed main) mode <sup>Note 5</sup>	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}, V_{DD} = 5.0 \text{ V}$		Normal operation	Square wave input		2.8	4.4 mA	
					Normal operation	Resonator connection		3.0	4.6 mA	
			$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}, V_{DD} = 3.0 \text{ V}$		Normal operation	Square wave input		2.8	4.4 mA	
					Normal operation	Resonator connection		3.0	4.6 mA	
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}, V_{DD} = 5.0 \text{ V}$		Normal operation	Square wave input		1.8	2.6 mA	
					Normal operation	Resonator connection		1.8	2.6 mA	
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}, V_{DD} = 3.0 \text{ V}$		Normal operation	Square wave input		1.8	2.6 mA	
					Normal operation	Resonator connection		1.8	2.6 mA	
		LS (low-speed main) mode <sup>Note 5</sup>	$f_{MX} = 8 \text{ MHz}^{\text{Note 2}}, V_{DD} = 3.0 \text{ V}$		Normal operation	Square wave input		1.1	1.7 mA	
					Normal operation	Resonator connection		1.1	1.7 mA	
			$f_{MX} = 8 \text{ MHz}^{\text{Note 2}}, V_{DD} = 2.0 \text{ V}$		Normal operation	Square wave input		1.1	1.7 mA	
					Normal operation	Resonator connection		1.1	1.7 mA	
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = -40^\circ\text{C}$		Normal operation	Square wave input		3.5	4.9 $\mu\text{A}$	
					Normal operation	Resonator connection		3.6	5.0 $\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +25^\circ\text{C}$		Normal operation	Square wave input		3.6	4.9 $\mu\text{A}$	
					Normal operation	Resonator connection		3.7	5.0 $\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +50^\circ\text{C}$		Normal operation	Square wave input		3.7	5.5 $\mu\text{A}$	
					Normal operation	Resonator connection		3.8	5.6 $\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +70^\circ\text{C}$		Normal operation	Square wave input		3.8	6.3 $\mu\text{A}$	
					Normal operation	Resonator connection		3.9	6.4 $\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +85^\circ\text{C}$		Normal operation	Square wave input		4.1	7.7 $\mu\text{A}$	
					Normal operation	Resonator connection		4.2	7.8 $\mu\text{A}$	

(Notes and Remarks are listed on the next page.)

- Notes**
1. For CSI00, set a cycle of 2/f<sub>MCK</sub> or longer. For CSI01, set a cycle of 4/f<sub>MCK</sub> or longer.
  2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
  3. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Caution** Select the TTL input buffer for the S<sub>I</sub>p pin and the N-ch open drain output (V<sub>DD</sub> tolerance (32-pin to 52-pin products)/EV<sub>DD</sub> tolerance (64-pin products)) mode for the SO<sub>p</sub> pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

- Remarks**
1. R<sub>b</sub>[Ω]:Communication line (SCKp, SO<sub>p</sub>) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SO<sub>p</sub>) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
  3. f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

- (2) When reference voltage (+) =  $\text{AV}_{\text{REFP}}/\text{ANI}0$  ( $\text{ADREFP}1 = 0$ ,  $\text{ADREFP}0 = 1$ ), reference voltage (-) =  $\text{AV}_{\text{REFM}}/\text{ANI}1$  ( $\text{ADREFM} = 1$ ), target pin : ANI16 to ANI23

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ ,  $1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}$ , Reference voltage (+) =  $\text{AV}_{\text{REFP}}$ , Reference voltage (-) =  $\text{AV}_{\text{REFM}} = 0 \text{ V}$ )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution $\text{AV}_{\text{REFP}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}}$ Note 3	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$		1.2	$\pm 5.0$	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ Note 4		1.2	$\pm 8.5$	LSB
Conversion time	t <sub>CONV</sub>	10-bit resolution $\text{AV}_{\text{REFP}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}}$ Note 3	3.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.125		39	$\mu\text{s}$
			2.7 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.1875		39	$\mu\text{s}$
			1.8 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	$\mu\text{s}$
			1.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	57		95	$\mu\text{s}$
Zero-scale error <sup>Notes 1, 2</sup>	E <sub>ZS</sub>	10-bit resolution $\text{AV}_{\text{REFP}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}}$ Note 3	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			$\pm 0.35$	%FSR
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ Note 4			$\pm 0.60$	%FSR
Full-scale error <sup>Notes 1, 2</sup>	E <sub>FS</sub>	10-bit resolution $\text{AV}_{\text{REFP}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}}$ Note 3	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			$\pm 0.35$	%FSR
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ Note 4			$\pm 0.60$	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution $\text{AV}_{\text{REFP}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}}$ Note 3	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			$\pm 3.5$	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ Note 4			$\pm 6.0$	LSB
Differential linearity error <sup>Note 1</sup>	DLE	10-bit resolution $\text{AV}_{\text{REFP}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}}$ Note 3	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			$\pm 2.0$	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ Note 4			$\pm 2.5$	LSB
Analog input voltage	V <sub>AIN</sub>			0		$\text{AV}_{\text{REFP}}$ and $\text{EV}_{\text{DD}}$	V

Notes 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When  $\text{AV}_{\text{REFP}} < \text{EV}_{\text{DD}} = \text{V}_{\text{DD}}$ , the MAX. values are as follows.

Overall error: Add  $\pm 4.0$  LSB to the MAX. value when  $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ .

Zero-scale error/Full-scale error: Add  $\pm 0.20\%$ FSR to the MAX. value when  $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ .

Integral linearity error/Differential linearity error: Add  $\pm 2.0$  LSB to the MAX. value when  $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ .

4. When the conversion time is set to 57  $\mu\text{s}$  (min.) and 95  $\mu\text{s}$  (max.).

## (2) 1/4 bias method

(TA = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V <sub>L1</sub> <sup>Note 4</sup>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	VLCD = 04H	0.90	1.00	1.08
			VLCD = 05H	0.95	1.05	1.13
			VLCD = 06H	1.00	1.10	1.18
			VLCD = 07H	1.05	1.15	1.23
			VLCD = 08H	1.10	1.20	1.28
			VLCD = 09H	1.15	1.25	1.33
			VLCD = 0AH	1.20	1.30	1.38
			VLCD = 0BH	1.25	1.35	1.43
			VLCD = 0CH	1.30	1.40	1.48
			VLCD = 0DH	1.35	1.45	1.53
			VLCD = 0EH	1.40	1.50	1.58
			VLCD = 0FH	1.45	1.55	1.63
			VLCD = 10H	1.50	1.60	1.68
			VLCD = 11H	1.55	1.65	1.73
			VLCD = 12H	1.60	1.70	1.78
			VLCD = 13H	1.65	1.75	1.83
Doubler output voltage	V <sub>L2</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	2 V <sub>L1</sub> - 0.08	2 V <sub>L1</sub>	2 V <sub>L1</sub>	V
Tripler output voltage	V <sub>L3</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	3 V <sub>L1</sub> - 0.12	3 V <sub>L1</sub>	3 V <sub>L1</sub>	V
Quadruply output voltage	V <sub>L4</sub> <sup>Note 4</sup>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	4 V <sub>L1</sub> - 0.16	4 V <sub>L1</sub>	4 V <sub>L1</sub>	V
Reference voltage setup time <sup>Note 2</sup>	t <sub>VWAIT1</sub>		5			ms
Voltage boost wait time <sup>Note 3</sup>	t <sub>VWAIT2</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	500			ms

**Notes 1.** This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between V<sub>L1</sub> and GNDC3: A capacitor connected between V<sub>L2</sub> and GNDC4: A capacitor connected between V<sub>L3</sub> and GNDC5: A capacitor connected between V<sub>L4</sub> and GND

C1 = C2 = C3 = C4 = C5 = 0.47 μF ± 30%

2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
4. V<sub>L4</sub> must be 5.5 V or lower.

## 2.7.3 Capacitor split method

## 1/3 bias method

(TA = -40 to +85°C, 2.2 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V <sub>L4</sub> voltage	V <sub>L4</sub>	C1 to C4 = 0.47 μF <sup>Note 2</sup>		V <sub>DD</sub>		V
V <sub>L2</sub> voltage	V <sub>L2</sub>	C1 to C4 = 0.47 μF <sup>Note 2</sup>	2/3 V <sub>L4</sub> - 0.1	2/3 V <sub>L4</sub>	2/3 V <sub>L4</sub> + 0.1	V
V <sub>L1</sub> voltage	V <sub>L1</sub>	C1 to C4 = 0.47 μF <sup>Note 2</sup>	1/3 V <sub>L4</sub> - 0.1	1/3 V <sub>L4</sub>	1/3 V <sub>L4</sub> + 0.1	V
Capacitor split wait time <sup>Note 1</sup>	t <sub>VWAIT</sub>		100			ms

### 3. ELECTRICAL SPECIFICATIONS (G: $T_A = -40$ to $+105^\circ\text{C}$ )

This chapter describes the electrical specifications for the products "G: Industrial applications ( $T_A = -40$  to  $+105^\circ\text{C}$ )".

- Cautions**
1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  2. With products not provided with an EV<sub>DD</sub> or EV<sub>SS</sub> pin, replace EV<sub>DD</sub> with V<sub>DD</sub>, or replace EV<sub>SS</sub> with V<sub>SS</sub>.
  3. For derating with  $T_A = +85$  to  $+105^\circ\text{C}$ , contact our Sales Division or the vendor's sales division. Derating means the specified reduction in an operating parameter to improve reliability.

## 3.3.2 Supply current characteristics

(TA = -40 to +105°C, 2.4 V ≤ EVDD = VDD ≤ 5.5 V, Vss = EVss = 0 V)

(1/3)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Note 1	I <sub>DD1</sub>	Operating mode	HS (high-speed main) mode Note 5	$f_{IH} = 24 \text{ MHz}^{\text{Note 3}}$	Basic operation	V <sub>DD</sub> = 5.0 V		1.5	mA
					Normal operation	V <sub>DD</sub> = 3.0 V		1.5	mA
					Normal operation	V <sub>DD</sub> = 5.0 V		3.3	mA
					Normal operation	V <sub>DD</sub> = 3.0 V		3.3	mA
			HS (high-speed main) mode Note 5	$f_{IH} = 16 \text{ MHz}^{\text{Note 3}}$	Normal operation	V <sub>DD</sub> = 5.0 V		2.5	mA
					Normal operation	V <sub>DD</sub> = 3.0 V		2.5	mA
		Subsystem clock operation	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}, V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		2.8	4.7	mA
				Normal operation	Resonator connection		3.0	4.8	mA
			$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}, V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		2.8	4.7	mA
				Normal operation	Resonator connection		3.0	4.8	mA
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}, V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		1.8	2.8	mA
				Normal operation	Resonator connection		1.8	2.8	mA
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}, V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.8	2.8	mA
				Normal operation	Resonator connection		1.8	2.8	mA
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		3.5	4.9	$\mu\text{A}$
				Normal operation	Resonator connection		3.6	5.0	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		3.6	4.9	$\mu\text{A}$
				Normal operation	Resonator connection		3.7	5.0	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		3.7	5.5	$\mu\text{A}$
				Normal operation	Resonator connection		3.8	5.6	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		3.8	6.3	$\mu\text{A}$
				Normal operation	Resonator connection		3.9	6.4	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		4.1	7.7	$\mu\text{A}$
				Normal operation	Resonator connection		4.2	7.8	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}}$ $T_A = +105^\circ\text{C}$	Normal operation	Square wave input		6.4	19.7	$\mu\text{A}$
				Normal operation	Resonator connection		6.5	19.8	$\mu\text{A}$

(Notes and Remarks are listed on the next page.)

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4 \text{ V} \leq EV_{DD} = V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS} = 0 \text{ V}$ ) (2/3)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit		
Supply current Note 1	$I_{DD2}$ Note 2	HALT mode	HS (high-speed main) mode Note 7	$f_{IH} = 24 \text{ MHz}$ Note 4	$V_{DD} = 5.0 \text{ V}$		0.44	2.3	mA		
					$V_{DD} = 3.0 \text{ V}$		0.44	2.3	mA		
			HS (high-speed main) mode Note 7	$f_{IH} = 16 \text{ MHz}$ Note 4	$V_{DD} = 5.0 \text{ V}$		0.40	1.7	mA		
					$V_{DD} = 3.0 \text{ V}$		0.40	1.7	mA		
			HS (high-speed main) mode Note 7	$f_{MX} = 20 \text{ MHz}$ Note 3	Square wave input		0.28	1.9	mA		
					$V_{DD} = 5.0 \text{ V}$	Resonator connection	0.45	2.0	mA		
				$f_{MX} = 20 \text{ MHz}$ Note 3	Square wave input		0.28	1.9	mA		
					$V_{DD} = 3.0 \text{ V}$	Resonator connection	0.45	2.0	mA		
				$f_{MX} = 10 \text{ MHz}$ Note 3	Square wave input		0.19	1.02	mA		
					$V_{DD} = 5.0 \text{ V}$	Resonator connection	0.26	1.10	mA		
				$f_{MX} = 10 \text{ MHz}$ Note 3	Square wave input		0.19	1.02	mA		
					$V_{DD} = 3.0 \text{ V}$	Resonator connection	0.26	1.10	mA		
			Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ Note 5	Square wave input		0.31	0.57	$\mu\text{A}$		
					$T_A = -40^\circ\text{C}$	Resonator connection	0.50	0.76	$\mu\text{A}$		
				$f_{SUB} = 32.768 \text{ kHz}$ Note 5	Square wave input		0.37	0.57	$\mu\text{A}$		
					$T_A = +25^\circ\text{C}$	Resonator connection	0.56	0.76	$\mu\text{A}$		
				$f_{SUB} = 32.768 \text{ kHz}$ Note 5	Square wave input		0.46	1.17	$\mu\text{A}$		
					$T_A = +50^\circ\text{C}$	Resonator connection	0.65	1.36	$\mu\text{A}$		
				$f_{SUB} = 32.768 \text{ kHz}$ Note 5	Square wave input		0.57	1.97	$\mu\text{A}$		
					$T_A = +70^\circ\text{C}$	Resonator connection	0.76	2.16	$\mu\text{A}$		
				$f_{SUB} = 32.768 \text{ kHz}$ Note 5	Square wave input		0.85	3.37	$\mu\text{A}$		
					$T_A = +85^\circ\text{C}$	Resonator connection	1.04	3.56	$\mu\text{A}$		
				$f_{SUB} = 32.768 \text{ kHz}$ Note 5	Square wave input		3.04	15.37	$\mu\text{A}$		
					$T_A = +105^\circ\text{C}$	Resonator connection	3.23	15.56	$\mu\text{A}$		
$I_{DD3}$ Note 6	STOP mode Note 8	$T_A = -40^\circ\text{C}$					0.17	0.50	$\mu\text{A}$		
		$T_A = +25^\circ\text{C}$					0.23	0.50	$\mu\text{A}$		
		$T_A = +50^\circ\text{C}$					0.32	1.10	$\mu\text{A}$		
		$T_A = +70^\circ\text{C}$					0.43	1.90	$\mu\text{A}$		
		$T_A = +85^\circ\text{C}$					0.71	3.30	$\mu\text{A}$		
		$T_A = +105^\circ\text{C}$					2.90	15.30	$\mu\text{A}$		

(Notes and Remarks are listed on the next page.)

## (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

 $(T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4 \text{ V} \leq EV_{DD} = V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
Transfer rate		Reception	4.0 V $\leq EV_{DD} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V	Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 2		$f_{MCK}/12$ Note 1 bps
			2.7 V $\leq EV_{DD} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V	Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 2		$f_{MCK}/12$ Note 1 Mbps
			2.4 V $\leq EV_{DD} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V	Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 2		$f_{MCK}/12$ Note 1 bps

**Notes** 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock ( $f_{CLK}$ ) are:

HS (high-speed main) mode: 24 MHz (2.7 V  $\leq V_{DD} \leq 5.5$  V)  
16 MHz (2.4 V  $\leq V_{DD} \leq 5.5$  V)


**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output ( $V_{DD}$  tolerance (32- to 52-pin products)/ $EV_{DD}$  tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

**Remarks** 1.  $V_b$ [V]: Communication line voltage

2. q: UART number (q = 0), g: PIM and POM number (g = 1)


3.  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))


**UART mode bit width (during communication at different potential) (reference)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (Tx Dq) pull-up resistance,  
 $C_b[F]$ : Communication line (Tx Dq) load capacitance,  $V_b[V]$ : Communication line voltage
  2. q: UART number ( $q = 0, 1$ ), g: PIM and POM number ( $g = 1$ )
  3.  $f_{MCk}$ : Serial array unit operation clock frequency  
 (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number ( $mn = 00, 01$ ))

**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**Remark** p: CSI number ( $p = 00, 01$ ), m: Unit number ( $m = 0$ ), n: Channel number ( $n = 0, 1$ ),  
g: PIM and POM number ( $g = 1$ )

### 3.5.2 Serial interface IICA

#### (1) I<sup>2</sup>C standard mode

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4 \text{ V} \leq EV_{DD} = V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCLA0 clock frequency	f <sub>SCL</sub>	Standard mode: $f_{CLK} \geq 1 \text{ MHz}$	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$	0	100	kHz
			2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$	0	100	kHz
Setup time of restart condition	t <sub>SU:STA</sub>	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.7		$\mu\text{s}$
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.7		$\mu\text{s}$
Hold time <sup>Note 1</sup>	t <sub>HD:STA</sub>	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.0		$\mu\text{s}$
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.0		$\mu\text{s}$
Hold time when SCLA0 = "L"	t <sub>LOW</sub>	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.7		$\mu\text{s}$
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.7		$\mu\text{s}$
Hold time when SCLA0 = "H"	t <sub>HIGH</sub>	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.0		$\mu\text{s}$
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.0		$\mu\text{s}$
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		250		ns
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		250		ns
Data hold time (transmission) <sup>Note 2</sup>	t <sub>HD:DAT</sub>	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		0	3.45	$\mu\text{s}$
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		0	3.45	$\mu\text{s}$
Setup time of stop condition	t <sub>SU:STO</sub>	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.0		$\mu\text{s}$
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.0		$\mu\text{s}$
Bus-free time	t <sub>BUF</sub>	2.7 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.7		$\mu\text{s}$
		2.4 V $\leq EV_{DD} \leq 5.5 \text{ V}$		4.7		$\mu\text{s}$

- Notes**
- The first clock pulse is generated after this period when the start/restart condition is detected.
  - The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 k $\Omega$

(2) I<sup>2</sup>C fast mode(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCLA0 clock frequency	f <sub>SCL</sub>	Fast mode: f <sub>CLK</sub> ≥ 3.5 MHz	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V	0	400	kHz
			2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V	0	400	
Setup time of restart condition	t <sub>SU:STA</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		
Hold time <sup>Note 1</sup>	t <sub>HD:STA</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		
Hold time when SCLA0 = "L"	t <sub>LOW</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1.3		μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1.3		
Hold time when SCLA0 = "H"	t <sub>HIGH</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		100		ns
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		100		
Data hold time (transmission) <sup>Note 2</sup>	t <sub>HD:DAT</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0	0.9	μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0	0.9	
Setup time of stop condition	t <sub>SU:STO</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		0.6		
Bus-free time	t <sub>BUF</sub>	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1.3		μs
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		1.3		

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

## (2) 1/4 bias method

(TA = -40 to +105°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V <sub>L1</sub> <sup>Note 4</sup>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	VLCD = 04H	0.90	1.00	1.08
			VLCD = 05H	0.95	1.05	1.13
			VLCD = 06H	1.00	1.10	1.18
			VLCD = 07H	1.05	1.15	1.23
			VLCD = 08H	1.10	1.20	1.28
			VLCD = 09H	1.15	1.25	1.33
			VLCD = 0AH	1.20	1.30	1.38
			VLCD = 0BH	1.25	1.35	1.43
			VLCD = 0CH	1.30	1.40	1.48
			VLCD = 0DH	1.35	1.45	1.53
			VLCD = 0EH	1.40	1.50	1.58
			VLCD = 0FH	1.45	1.55	1.63
			VLCD = 10H	1.50	1.60	1.68
			VLCD = 11H	1.55	1.65	1.73
			VLCD = 12H	1.60	1.70	1.78
			VLCD = 13H	1.65	1.75	1.83
Doubler output voltage	V <sub>L2</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	2 V <sub>L1</sub> - 0.08	2 V <sub>L1</sub>	2 V <sub>L1</sub>	V
Tripler output voltage	V <sub>L3</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	3 V <sub>L1</sub> - 0.12	3 V <sub>L1</sub>	3 V <sub>L1</sub>	V
Quadruply output voltage	V <sub>L4</sub> <sup>Note 4</sup>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	4 V <sub>L1</sub> - 0.16	4 V <sub>L1</sub>	4 V <sub>L1</sub>	V
Reference voltage setup time <sup>Note 2</sup>	t <sub>VWAIT1</sub>		5			ms
Voltage boost wait time <sup>Note 3</sup>	t <sub>VWAIT2</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	500			ms

**Notes** 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between V<sub>L1</sub> and GNDC3: A capacitor connected between V<sub>L2</sub> and GNDC4: A capacitor connected between V<sub>L3</sub> and GNDC5: A capacitor connected between V<sub>L4</sub> and GND


C1 = C2 = C3 = C4 = C5 = 0.47 μF ± 30%

2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
4. V<sub>L4</sub> must be 5.5 V or lower.

### 4.3 48-pin Products

R5F10RG8AFB, R5F10RGAAFB, R5F10RGCAF  
R5F10RG8GFB, R5F10RGAGFB, R5F10RGCGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16



#### NOTE


Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

#### 4.5 64-pin Products

R5F10RLAAFA, R5F10RLCAFA

R5F10RLAGFA, R5F10RLCGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-12x12-0.65	PLQP0064JA-A	P64GK-65-UET-2	0.51




##### NOTE

Each lead centerline is located within 0.13 mm of its true position at maximum material condition.

R5F10RLAAFB, R5F10RLCAFB  
R5F10RLAGFB, R5F10RLCGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35

**NOTE**

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

© 2012 Renesas Electronics Corporation. All rights reserved.

Rev.	Date	Description	
		Page	Summary
2.00	Jan 10, 2014	35	Modification of table in 2.4 AC Characteristics
		36	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		37	Modification of AC Timing Test Points and External System Clock Timing
		39	Modification of AC Timing Test Points
		39	Modification of description, notes 1 and 2 in (1) During communication at same potential (UART mode)
		41, 42	Modification of description, remark 2 in (2) During communication at same potential (CSI mode)
		42, 43	Modification of description in (3) During communication at same potential (CSI mode)
		45	Modification of description, notes 1 and 3, and remark 3 in (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)
		46, 48	Modification of description, and remark 3 in (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)
		49, 50	Modification of table, and note 1, caution, and remark 3 in (5) Communication at different potential (2.5 V, 3 V) (CSI mode)
		51	Modification of table and note in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (1/3)
		52	Modification of table and notes 1 to 3 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (2/3)
		53, 54	Modification of table, note 3, and remark 3 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (3/3)
		56	Modification of table in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2)
		57	Modification of table in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2)
		59, 60	Addition of (1) I <sup>2</sup> C standard mode
		61	Addition of (2) I <sup>2</sup> C fast mode
		62	Addition of (3) I <sup>2</sup> C fast mode plus
		63	Addition of table in 2.6.1 A/D converter characteristics
		63, 64	Modification of description and notes 3 to 5 in 2.6.1 (1)
		65	Modification of description, notes 3 and 4 in 2.6.1 (2)
		66	Modification of description, notes 3 and 4 in 2.6.1 (3)
		67	Modification of description, notes 3 and 4 in 2.6.1 (4)
		67	Modification of the table in 2.6.2 Temperature sensor/internal reference voltage characteristics
		68	Modification of the table and note in 2.6.3 POR circuit characteristics
		70	Modification of the table of LVD Detection Voltage of Interrupt & Reset Mode
		70	Modification from V <sub>DD</sub> rise slope to Power supply voltage rising slope in 2.6.5 Supply voltage rise time
		75	Modification of description in 2.10 Dedicated Flash Memory Programmer Communication (UART)
		76	Modification of the figure in 2.11 Timing Specifications for Switching Flash Memory Programming Modes
		77 to 126	Addition of products for industrial applications (G: T <sub>A</sub> = -40 to +105°C)
		127 to 133	Addition of product names for industrial applications (G: T <sub>A</sub> = -40 to +105°C)
2.10	Sep 30, 2016	5	Modification of pin configuration in 1.3.1 32-pin products
		6	Modification of pin configuration in 1.3.2 44-pin products
		7	Modification of pin configuration in 1.3.3 48-pin products
		8	Modification of pin configuration in 1.3.4 52-pin products
		9, 10	Modification of pin configuration in 1.3.5 64-pin products
		17	Modification of description of main system clock in 1.6 Outline of Functions
		74	Modification of title of 2.8 RAM Data Retention Characteristics, Note, and figure
		74	Modification of table of 2.9 Flash Memory Programming Characteristics
		123	Modification of title of 3.8 RAM Data Retention Characteristics, Note, and figure
		123	Modification of table of 3.9 Flash Memory Programming Characteristics and addition of Note 4
		131	Modification of 4.5 64-pin Products