

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	47
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rlaafb-v0


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3.2 44-pin products

• 44-pin plastic LQFP (10 × 10)





Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.3.4 52-pin products

• 52-pin plastic LQFP (10 × 10)





Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

	Item	32-pin	44-pin	48-pin	52-pin	64-pin
		R5F10RBx	R5F10RFx	R5F10RGx	R5F10RJx	R5F10RLx
Timer	16-bit timer	8 channels	8 channels	(with 1 channel r	emote control out	put function)
-	Watchdog timer			1 channel		
-	Real-time clock (RTC)			1 channel		
-	12-bit interval timer (IT)			1 channel		
	Timer output	4 channels (PWM outputs: 3 ^{Note 1})	5 channels (PWM outputs: 4 ^{Note 1})	6 channels (PWM outputs: 5 ^{Note 1})	8 channels (PWM	1 outputs: 7 ^{Note 1}
	RTC output	-	1 • 1 Hz (subsys	tem clock: fsub =	32.768 kHz or)	
Clock output/b	ouzzer output	1			2	
		(Main system • 256 Hz, 512 32.768 kHz	n clock: f _{MAIN} = 20 Hz, 1.024 kHz, 2	MHz operation)	/Hz, 5 MHz, 10 M kHz, 8.192 kHz, 1 1)	
8/10-bit resolution A/D converter 4 channels 7 channels 9 channels 10 channels 10 channels						
Serial interfac		CSI: 2 chann	el/UART (LIN-bu	s supported): 1 c	hannel	
I ² C bus	-	1 channel	1 channel	1 channel	1 channel	1 channel
Multiplier and accumulator	divider/multiply-	• 32 bits ÷ 32 bi	its = 32 bits (Uns	igned or signed) igned) bits (Unsigned o	r signed)	
DMA controlle	er	2 channels	Γ		1	
Vectored inter	rrupt Internal	23	23	23	23	23
sources	External	4	6	7	7	9
Key interrupt				4		
Reset		 Internal reset Internal reset Internal reset Internal reset 	by watchdog tim by power-on-res by voltage detect	set ctor ction execution [№] rror	te 2	
Power-on-res	et circuit	Power-on-rese		V		
	tor		1.67 V to 4.06 V 1.63 V to 3.98 V			
Voltage detec					-	
On-chip debu	g function	Provided				
	0	Provided V _{DD} = 1.6 to 5.5	V			

Notes 1. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves).

 The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

(2/3)

Absolute Maximum Ratings (T_A = 25°C)

					•
Parameter	Symbols		Conditions	Ratings	Unit
LCD voltage	VL1	V₋ı voltage ^{Note 1}		–0.3 to +2.8 and –0.3 to V _{L4} + 0.3	V
	VL2	VL2 voltage ^{Note 1}		–0.3 to VL4 + 0.3 $^{\text{Note 2}}$	V
V _{L3}		VL3 voltage ^{Note 1}		–0.3 to V_{L4} + 0.3 $^{\text{Note 2}}$	V
	VL4	VL4 voltage ^{Note 1}		–0.3 to +6.5	V
VL4 VLCAP VLOUT	VLCAP	CAPL, CAPH vol	tage ^{Note 1}	–0.3 to VL4 + 0.3 $^{\text{Note 2}}$	V
	Vlout	COM0 to COM7, SEG0 to	External resistance division method	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
		SEG38,	Capacitor split method	-0.3 to V_{DD} + 0.3 $^{\text{Note 2}}$	
		output voltage	Internal voltage boosting method	–0.3 to VL4 + 0.3 $^{\text{Note 2}}$	

Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the VL1, VL2, VL3, and VL4 pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 μ F ± 30%) and connect a capacitor (0.47 μ F ± 30%) between the CAPL and CAPH pins.

- 2. Must be 6.5 V or lower.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss : Reference voltage



2.3 DC Characteristics

2.3.1 Pin characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(1/5)

	· · , ·		,	,		-		(110
Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	•	P10 to P17, P30 to P32, P40 t P120, P125 to P127, P130, I				-10.0 Note 2	mA
		Total of P10) to P14, P40 to P43, P120,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			-40.0	mA
		P130, P140		$2.7~V \leq EV_{\text{DD}} < 4.0~V$			-8.0	mA
		(when duty	= 70% ^{Note 3})	$1.8~V \leq EV_{\text{DD}} < 2.7~V$			-4.0	mA
То			$1.6~V \leq EV_{\text{DD}} < 1.8~V$			-2.0	mA	
		Total of P15	5 to P17, P30 to P32,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			-60.0	mA
		· · · · · · · · · · · · · · · · · · ·	P70 to P74, P125 to P127 = 70% ^{Note 3})	$2.7~V \leq EV_{\text{DD}} < 4.0~V$			-15.0	mA
		(when duty	= 70%)	$1.8~V \leq EV_{\text{DD}} < 2.7~V$			-8.0	mA
				$1.6~V \leq EV_{\text{DD}} < 1.8~V$			-4.0	mA
		Total of all pins (When duty = 70% ^{Note 3})					-100.0	mA
	Іон2	P20, P21	Per pin	Per pin			-0.1	mA
			Total of all pins	$1.6~V \le V_{\text{DD}} \le 5.5~V$			-0.2	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} and EV_{DD} pins to an output pin.

- 2. Do not exceed the total current value.
- **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and $I_{OH} = -40.0$ mA

Total output current of pins = $(-40.0 \times 0.7)/(80 \times 0.01) \approx -35.0$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(TA = –40 to +	85°C, 1.6	$V \leq EV_{DD} = V_{DD}$	≤ 5.5 V, Vss =	EVss = 0 V)						
Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit		
Low-speed on- chip oscillator operating current	IFIL Note 1					0.20		μA		
RTC operating current	IRTC Notes 1, 2, 3	fmain is stopped				0.08		μA		
12-bit interval timer current	IIT Notes 1, 2, 4					0.08		μA		
Watchdog timer operating current	IWDT Notes 1, 2, 5	f⊩ = 15 kHz				0.24		μA		
A/D converter operating current	IADC Notes 1, 6	When conversion at maximum speed		$V_{REFP} = V_{DD} = 5.0 V$ de, AV_{REFP} = V_{DD} = 3.0 V		1.3 0.5	1.7 0.7	mA mA		
A/D converter reference voltage current	ADREF Note 1					75.0		μA		
Temperature sensor operating current	ITMPS Note 1					75.0		μΑ		
LVD operating current	ILVD Notes 1, 7							μA		
Self- programming operating current	IFSP Notes 1, 9					2.50	12.20	mA		
BGO operating current	IBGO Notes 1, 8					2.00	12.20	mA		
LCD operating current	ILCD1 Notes 11, 12	External resistance	division method	$V_{DD} = EV_{DD} = 5.0 V$ $V_{L4} = 5.0 V$		0.04	0.20	μA		
	ILCD2 Note 11	Internal voltage boo	osting method	V _{DD} = EV _{DD} = 5.0 V V _{L4} = 5.1 V (VLCD = 12H)		1.12	3.70	μA		
				V _{DD} = EV _{DD} = 3.0 V V _{L4} = 3.0 V (VLCD = 04H)		0.63	2.20	μA		
	ILCD3 Note 11	Capacitor split method		$V_{DD} = EV_{DD} = 3.0 V$ $V_{L4} = 3.0 V$		0.12	0.50	μA		
SNOOZE	ISNOZ Note 1	ADC operation	The mode is perfo	rmed Note 10		0.50	0.60	mA		
operating current			The A/D conversic performed, Low vo = 3.0 V	on operations are oltage mode, AV _{REFP} = V _{DD}		1.20	1.44	mA		
		CSI/UART operatio	n			0.70	0.84	mA		


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$


(3/3)

(Notes and Remarks are listed on the next page.)



Minimum Instruction Execution Time during Main System Clock Operation





----- When the high-speed on-chip oscillator clock is selected

--- During self programming

---- When high-speed system clock is selected




(5) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol		Conditions	speed	high- main) ode		/-speed Mode	LV (low- voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tксү1 ≥ 2/f с∟к	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	200 Note 1		1150 Note 1		1150 Note 1		ns
			$\begin{array}{l} 2.7 \ V \leq E V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	300 Note 1		1150 Note 1		1150 Note 1		ns
SCKp high-level width	high-level width t_{KH1} $4.0 V \le EV_{t}$ $C_{b} = 20 \text{ pF},$		$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.7 V \le EV_{DD}$ $C_b = 20 pF, R$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 kΩ	tксү1/2 – 120		tксү1/2 – 120		tксү1/2 – 120		ns
SCKp low-level width	tĸ∟1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	tксү1/2 - 7		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 k Ω	tксү1/2 – 10		tксү1/2 - 50		tксү1/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 2}	tsik1	$\begin{array}{l} 4.0 \; V \leq E V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		58		479		479		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 kΩ	121		479		479		ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	10		10		10		ns
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, R_{b} = 2.7 k Ω	10		10		10		ns
Delay time from SCKp \downarrow to SOp output Note 2	tkso1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$		60		60		60	ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 kΩ		130		130		130	ns
SIp setup time (to SCKp↓) ^{Note 3}	tsik1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	23		110		110		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 kΩ	33		110		110		ns
SIp hold time (from SCKp↓) ^{Note 3}	tksi1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	10		10		10		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, $k_{\rm b}$ = 2.7 k Ω	10		10		10		ns
Delay time from SCKp↑ to SOp output ^{Note 3}	tkso1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$		10		10		10	ns
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 k Ω		10		10		10	ns


(TA = -40 to +85°C, 2.7 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EV_{ss} = 0 V)


(Notes, Caution and Remarks are listed on the next page.)





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

2.5.2 Serial interface IICA

(1) I^2C standard mode

(TA = -40 to +85°C, 1.6 V \leq EV_DD = V_DD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	(Conditions	speed	high- I main) ode		/-speed Mode	voltage	low- e main) ode	Unit
				MIN.	MAX.	MIN.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	f sc∟	Standard	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	0	100	0	100	kHz
		mode:	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	0	100	0	100	
		fclk≥ 1 MHz	$1.8~V \le EV_{\text{DD}} \le 5.5~V$			0	100	0	100	
			$1.6~V \leq EV_{\text{DD}} \leq 5.5~V$					0	100	
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$2.4 V \le EV_{DD}$	≤ 5.5 V	4.7		4.7		4.7		
		$1.8 V \le EV_{DD}$	$1.8~V \leq EV_{\text{DD}} \leq 5.5~V$			4.7		4.7		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.7		
Hold time Note 1	thd:sta	$2.7 V \le EV_{DD}$	≤ 5.5 V	4.0		4.0		4.0		μs
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	4.0		4.0		4.0		
		$1.8 V \le EV_{DD}$			4.0		4.0			
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.0		
Hold time when SCLA0 = "L"	t LOW	$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	4.7		4.7		4.7		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			4.7		4.7		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.7		
Hold time when SCLA0 = "H"	tніgн	$2.7 V \le EV_{DD}$	≤ 5.5 V	4.0		4.0		4.0		μs
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	4.0		4.0		4.0		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			4.0		4.0		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.0		
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	250		250		250		ns
		$2.4 V \le EV_{DD}$	≤ 5.5 V	250		250		250		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			250		250		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					250		
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 V \le EV_{DD}$	≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}}$	≤ 5.5 V	0	3.45	0	3.45	0	3.45	
		$1.8 V \le EV_{DD}$	≤ 5.5 V			0	3.45	0	3.45	
		$1.6 V \le EV_{DD}$	≤ 5.5 V					0	3.45	
Setup time of stop condition	tsu:sto	$2.7 V \le EV_{DD}$	≤ 5.5 V	4.0		4.0		4.0		μs
		$2.4 V \le EV_{DD}$	≤ 5.5 V	4.0		4.0		4.0		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			4.0		4.0		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.0		
Bus-free time	t BUF	$2.7 V \le EV_{DD}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$2.4 V \le EV_{DD}$	≤ 5.5 V	4.7		4.7		4.7		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			4.7		4.7		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.7		

(Notes and Remark are listed on the next page.)

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 k Ω



(3) I^2C fast mode plus


 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0 \text{ V})$

Parameter	Symbol	Cor	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode plus: fc∟k ≥ 10 MHz	$2.7~V \le EV_{DD} \le 5.5~V$	0	1000	_	-	_	_	kHz
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	$1.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$			_		_	_	μs
Hold time ^{Note 1}	thd:sta	$2.7~V \le EV_{\text{DD}} \le 5.5$	0.26		_		_	_	μs	
Hold time when SCLA0 = "L"	t∟ow	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	0.5		—		—		μs	
Hold time when SCLA0 = "H"	tніgн	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			_		—		μs
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	V	50		_	_	_	_	μs
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	V	0	0.45	_	_	_	_	μs
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$			_	_		_	μs
Bus-free time	tbuf	$2.7 \text{ V} \le EV_{\text{DD}} \le 5.5$	V	0.5		_	_	_	_	μs

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: C_b = 120 pF, R_b = 1.1 k Ω

IICA serial transfer timing





2.6.4 LVD circuit characteristics

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	Power supply rise time	3.98	4.06	4.14	V
voltage			Power supply fall time	3.90	3.98	4.14 4.06 3.82 3.74 3.19 3.12 3.08 3.02 2.97 2.91 2.87 2.91 2.87 2.81 2.76 2.70 2.66 2.60 2.55 2.50 2.13 2.08 2.02 1.98 1.91 1.87 1.81 1.77 1.70 1.66	V
		VLVD1	Power supply rise time	3.68	3.75	3.82	V
			Power supply fall time	3.60	3.67	3.74	V
		VLVD2	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	V
		VLVD3	Power supply rise time	2.96	3.02	3.08	V
	tection Supply voltage level		Power supply fall time	2.90	2.96	3.02	V
		VLVD4	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		VLVD5	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		VLVD6	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
		VLVD7	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		VLVD8	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		VLVD9	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		VLVD10	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		VLVD11	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		VLVD12	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		VLVD13	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pu	ulse width	tLw		300			μs
Detection d	elay time	t LD				300	μs



Absolute Maximum Ratings (T_A = 25°C)

(3/3)


		-)			(••••)
Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins –170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	-70	mA
			P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127	-100	mA
	Іон2	Per pin	P20, P21	-0.5	mA
		Total of all pins		-1	
Output current, low	lol1	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	243, 40	mA
		Total of all pins 170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	70	mA
			P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127	100	mA
	IOL2	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient	TA	In normal operation mode -40 to +105		°C	
temperature		In flash memory p	programming mode		
Storage temperature	Tstg			–65 to +150	°C

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.




Minimum Instruction Execution Time during Main System Clock Operation


TCY VS VDD (HS (high-speed main) mode)




AC Timing Test Points




External System Clock Timing






CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)






2. m: Unit number, n: Channel number (mn = 00, 01)

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - **2.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32- to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- Remarks 1. Rb[Ω]:Communication line (SCKp, SOp) pull-up resistance,

 Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - **3.** fmcκ: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



3.5.2 Serial interface IICA

(1) I^2C standard mode

(TA = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Co	onditions	HS (high-spe	ed main) Mode	Unit
				MIN.	ed main) Mode MAX. 100 100]
SCLA0 clock frequency	fsc∟	Standard mode:	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	kHz
		fclκ ≥ 1 MHz	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	kHz
Setup time of restart condition	tsu:sta	$2.7 V \leq EV_{DD} \leq 5.$.5 V	4.7		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.1 \text{ C}$.5 V	4.7		μs
Hold time ^{Note 1}	thd:sta	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.$.5 V	4.0		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.$.5 V	4.0		μs
Hold time when SCLA0 = "L"	t∟ow	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.$.5 V	4.7		μs
	tLow $2.7 V \le EV_{DD} \le 5.5 V$ $2.4 V \le EV_{DD} \le 5.5 V$ tHIGH $2.7 V \le EV_{DD} \le 5.5 V$	4.7		μs		
Hold time when SCLA0 = "H"	tніgн	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.$.5 V	4.0		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.1 \text{ C}$.5 V	4.0	100	μs
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.$.5 V	4.7 4.7 4.0 4.0 4.0 4.7 4.7 4.7 4.7 4.7 4.0 250 250 0 3.45 0 3.45 4.0 4.0	ns	
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.$.5 V	250		ns
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.$.5 V	0	3.45	μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.$.5 V	0	3.45	μs
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.$.5 V	4.0		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.$.5 V	4.0		μs
Bus-free time	t BUF	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.$.5 V	4.7		μs
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.$	5 V	4.7		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 k Ω



3.7.2 Internal voltage boosting method

(1) 1/3 bias method

(T_A = -40 to +105°C, 2.4 V \leq V_DD \leq 5.5 V, Vss = 0 V)

Parameter	Parameter Symbol Conditions		litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 ^{Note 1} = 0.47 μF	VLCD = 04H	0.90	1.00	1.08	V
			VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C4 ^{Note 1} = 0.47 μ F		2 V∟1 –0.1	2 VL1	2 V _{L1}	V
Tripler output voltage	VL4	C1 to C4 ^{Note 1} = 0.47 µF		3 V∟1 0.15	3 VL1	3 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C4 ^{Note 1} = 0.47 μ F		500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between $V_{\mbox{\tiny L1}}$ and GND

C3: A capacitor connected between $V_{\mbox{\tiny L2}}$ and GND

C4: A capacitor connected between $V_{{\mbox{\tiny L4}}}$ and GND

C1 = C2 = C3 = C4 = 0.47 μ F \pm 30%

2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

Revision History

RL78/L12 Datasheet

			Description					
Rev.	Date	Page	Summary					
0.01	Feb 20, 2012	-	First Edition issued					
0.02 Sep 26, 2012		7, 8	Modification of caution 2 in 1.3.5 64-pin products					
		15	Modification of I/O port in 1.6 Outline of Functions					
		-	Modification of 2. ELECTRICAL SPECIFICATIONS (TARGET)					
		-	Update of package drawings in 3. PACKAGE DRAWINGS					
1.00	Jan 31, 2013	11 to 15	Modification of 1.5 Block Diagram					
		16	Modification of Note 2 in 1.6 Outline of Functions					
		17	Modification of 1.6 Outline of Functions					
		-	Deletion of target in 2. ELECTRICAL SPECIFICATIONS					
	18	Addition of caution 2 to 2. ELECTRICAL SPECIFICATIONS						
		19	Addition of description, note 3, and remark 2 to 2.1 Absolute Maximum Ratings					
		20	Modification of description and addition of note to 2.1 Absolute Maximum Ratings					
		22, 23	Modification of 2.2 Oscillator Characteristics					
		30	Modification of notes 1 to 4 in 2.3.2 Supply current characteristics					
		32	Modification of notes 1, 3 to 6, 8 in 2.3.2 Supply current characteristics					
		34	Modification of notes 7, 9, 11, and addition of notes 8, 12 to 2.3.2 Supply current					
			characteristics					
		36	Addition of description to 2.4 AC Characteristics					
	38, 40 to	Modification of 2.5.1 Serial array unit						
		42, 44 to						
		46, 48 to						
		52, 54, 55						
		57, 58	Modification of 2.5.2 Serial interface IICA					
		62	Modification of 2.6.2 Temperature sensor/internal reference voltage characteristics					
		64	Addition of note and caution in 2.6.5 Supply voltage rise time					
	69	Modification of 2.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics						
		69	Modification of conditions in 2.9 Timing Specs for Switching Flash Memory Programming Modes					
		70	Modification of 2.10 Timing Specifications for Switching Flash Memory					
			Programming Modes					
2.00	Jan 10, 2014	1	Modification of 1.1 Features					
		3	Modification of Figure 1-1					
		4	Modification of part number, note, and caution					
		5 to 10	Deletion of COMEXP pin in 1.3.1 to 1.3.5.					
		11	Modification of description in 1.4 Pin Identification					
		12 to 16	Deletion of COMEXP pin in 1.5.1 to 1.5.5					
		17	Modification of table and note 2 in 1.6 Outline of Functions					
		20	Modification of description in Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (1/3)					
		21	Modification of description and note 2 in Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (2/3)					
		23	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics					
		23	Modification of table in 2.2.2 On-chip oscillator characteristics					
		24	Modification of table, notes 2 and 3 in 2.3.1 Pin characteristics (1/5)					
		25	Modification of notes 1 and 3 in 2.3.1 Pin characteristics (2/5)					
		30	Modification of notes 1 and 4 in 2.3.2 Supply current characteristics (1/3)					
		31, 32	Modification of table, notes 1, 5, and 6 in 2.3.2 Supply current characteristics (2/3)					
		33, 34	Modification of table, notes 1, 3, 4, and 5 to 10 in 2.3.2 Supply current characteristics (3/3)					