

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	47
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10rlagfb-x0


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3.4 52-pin products

• 52-pin plastic LQFP (10 × 10)





Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.3.5 64-pin products

• 64-pin plastic WQFN (8 × 8)

<R>



Cautions 1. Make EVss pin the same potential as Vss pin.


- 2. Make VDD pin the same potential as EVDD pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the V_{SS} and EV_{SS} pins to separate ground lines.
- **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RENESAS

1.5.5 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)



(1/3)

2.1 Absolute Maximum Ratings

	i i tatiligo (i	1 1 1 1		(1/3)
Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd	V _{DD} = EV _{DD}	-0.5 to +6.5	V
	EVDD	V _{DD} = EV _{DD}	-0.5 to +6.5	V
	EVss		-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V_DD + $0.3^{\text{Note 1}}$	V
Input voltage	VI1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127,P140 to P147	-0.3 to EV_{DD} +0.3 and -0.3 to V_{DD} + $0.3^{\text{Note 2}}$	V
	V ₁₂	P60, P61 (N-ch open-drain)	-0.3 to EV_DD +0.3 and -0.3 to V_DD + 0.3 $^{\text{Note 2}}$	V
	Vı3	P20, P21, P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
Output voltage	V ₀₁	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	-0.3 to EV_DD + 0.3 and -0.3 to V_DD + 0.3 $^{\text{Note 2}}$	V
	V ₀₂	P20, P21	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
Analog input voltage	Vaii	ANI16 to ANI23	-0.3 to EV _{DD} + 0.3 and -0.3 to AV _{REF} (+) + 0.3 Notes 2, 3	V
	Vai2	ANIO, ANI1	-0.3 to V _{DD} + 0.3 and -0.3 to AV _{REF} (+) + 0.3 Notes 2, 3	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - **2.** Must be 6.5 V or lower.
 - 3. Do not exceed $AV_{REF(+)}$ + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** AV_{REF(+)}: + side reference voltage of the A/D converter.
 - 3. Vss : Reference voltage




- Notes 1. Current flowing to VDD.
 - 2. When high speed on-chip oscillator and high-speed system clock are stopped.
 - 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
 - 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
 - 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
 - 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
 - 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
 - 8. Current flowing only during data flash rewrite.
 - 9. Current flowing only during self programming.
 - **10.** For shift time to the SNOOZE mod.
 - 11. Current flowing only to the LCD controller/driver. The supply current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1 or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.


The TYP. value and MAX. value are following conditions.

- When fsuB is selected for system clock, LCD clock = 128 Hz (LCDC0 = 07H)
- 4-Time-Slice, 1/3 Bias Method
- **12.** Not including the current that flows through the external divider resistor when the external resistance division method is used.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fcLK: CPU/peripheral hardware clock frequency
 - 4. Temperature condition of the TYP. value is T_A = 25°C



Minimum Instruction Execution Time during Main System Clock Operation






----- When the high-speed on-chip oscillator clock is selected

--- During self programming


---- When high-speed system clock is selected



UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0), g: PIM and POM number (g = 1)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0 \text{ V})$

(2/2)

Parameter	Symbol		Con	ditions		h-speed Mode	-	w-speed) Mode	-	v-voltage) Mode	Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Transmissio n	$4.0 V \le EV_{DD} \le 5.5 V$, 2.7 V $\le V_b \le 4.0 V$			Note 1		Note 1		Note 1	bps
				$\label{eq:constraint} \begin{array}{l} Theoretical value of the \\ maximum transfer rate \\ C_{\rm b} = 50 \mbox{ pF}, \ R_{\rm b} = 1.4 \mbox{ k}\Omega, \\ V_{\rm b} = 2.7 \mbox{ V} \end{array}$		2.8 ^{Note 2}		2.8 ^{Note 2}		2.8 ^{Note 2}	Mbps
				EVdd < 4.0 V, ∕⊳≤2.7 V		Note 3		Note 3		Note 3	bps
				$\label{eq:constraint} \begin{array}{l} \mbox{Theoretical value of the} \\ \mbox{maximum transfer rate} \\ \mbox{C}_{b} = 50 \mbox{ pF}, \mbox{ R}_{b} = 2.7 \mbox{ k}\Omega \\ \mbox{V}_{b} = 2.3 \mbox{ V} \end{array}$		1.2 ^{Note 4}		1.2 ^{Note 4}		1.2 ^{Note 4}	Mbps
				EVdd < 3.3 V, /₅≤2.0 V		Note 6		Note 6		Note 6	bps
				Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω V_b = 1.6 V		0.43 ^{Note 7}		0.43 ^{Note 7}		0.43 ^{Note 7}	Mbps
		$1.8 V \le EV_{DD} < 3.3 V,$ $1.6 V \le V_b \le 2.0 V$				Notes 5, 6		Notes 5, 6	bps		
				Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω , V_b = 1.6 V				0.43 ^{Note 7}		0.43 ^{Note 7}	Mbps

Notes 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol		Conditions		high- main) ode	`	/-speed Mode	voltage	(low- e main) ode	Unit
					MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tксү1 ≥ 4/f с∟к	$\begin{array}{l} 4.0 \; V \leq E V_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	300		1150		1150		ns
			$\begin{array}{l} 2.7 \ V \leq E V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	500		1150		1150		ns
			$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	1150		1150		1150		ns
			$\begin{split} 1.8 \ V &\leq E V_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note}}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$			1150		1150		ns
SCKp high-level width	tкнı	$\begin{split} C_b &= 30 \text{ pF}, \text{R}_b = 1.4 \text{k} \Omega \\ &2.7 \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \text{V}, 2.3 \text{V} \leq \text{V}_b \leq 2.7 \text{V}, \\ &C_b &= 30 \text{pF}, \text{R}_b = 2.7 \text{k} \Omega \end{split}$		tксү1/2 – 75		tксү1/2 - 75		tксү1/2 - 75		ns
				tксү1/2 – 170		tксү1/2 – 170		tксү1/2 – 170		ns
				tксү1/2 - 458		tксү1/2 - 458		tксү1/2 - 458		ns
			$\label{eq:VD} \begin{split} 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\mbox{Note}}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$			tксү1/2 - 458		tксү1/2 - 458		ns
SCKp low-level width	tĸ∟ı	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = \end{array}$	5.5 V, 2.7 V ≤ V₅ ≤ 4.0 V, = 1.4 kΩ	tксү1/2 – 12		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.7 V \le EV_{DD} < C_b = 30 \text{ pF}, R_b = 100 \text{ F}$	4.0 V, 2.3 V ≤ V₅ ≤ 2.7 V, = 2.7 kΩ	tксү1/2 – 18		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.4 V \le EV_{DD} < 3$ $C_b = 30 \text{ pF}, R_b = 3$	3.3 V, 1.6 V ≤ V₅ ≤ 2.0 V, = 5.5 kΩ	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
		$1.8 V \le EV_{DD} < 30 C_b = 30 pF, R_b = 30 PF$	3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note} , = 5.5 kΩ			tксү1/2 - 50		tксү1/2 - 50		ns

Note Use it with $EV_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-	LS	(low-	LV	(low-	Unit
				l main)	speed	l main)	voltage	e main)	
			Mode		Mo	ode	Mo	ode	
				MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsik1	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	81		479		479		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	177		479		479		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	479		479		479		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note } 3}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$			479		479		ns
SIp hold time (from SCKp↑) ^{Note 1}	tksi1	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	19		19		19		ns
		1.8 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} , C _b = 30 pF, R _b = 5.5 kΩ			19		19		ns
Delay time from SCKp↓ to SOp output ^{Note 1}	tkso1	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		100		100		100	ns
		$\begin{array}{l} 2.7 \; V \leq EV_{\text{DD}} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		195		195		195	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		483		483		483	ns
						483		483	ns
SIp setup time (to SCKp↓) ^{Note 2}	tsik1	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	44		110		110		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	44		110		110		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	110		110		110		ns
		1.8 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} , C _b = 30 pF, R _b = 5.5 kΩ			110		110		ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

3. Use it with $EV_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{Ss}} = 0 \text{ V})$

Parameter	Symbol			HS (high- speed main) Mode		LS (low- speed main) Mode		LV (low- voltage main) Mode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp hold time (from SCKp↓) ^{Note 2}	tksi1	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; \text{V}, 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; \text{V}, \\ C_{\text{b}} = 30 \; \text{pF}, \; R_{\text{b}} = 1.4 \; \text{k}\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 3}}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$			19		19		ns
Delay time from SCKp↑ to SOp output ^{Note 2}	tkso1	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; \text{V}, 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; \text{V}, \\ C_{\text{b}} = 30 \; \text{pF}, \; R_{\text{b}} = 1.4 \; \text{k}\Omega \end{array}$		25		25		25	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		25		25		25	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		25		25		25	ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note } 3}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$				25		25	ns

- **Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** Use it with $EV_{DD} \ge V_b$.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin : ANI0, ANI16 to ANI23

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{ss}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{BGR}}^{\text{Note 3}}, \text{ Reference voltage (-)} = \text{AV}_{\text{REFM}}^{\text{Note 4}} = 0 \text{ V}, \text{ HS (high-speed main) mode)}$

Parameter	Symbol	Cond	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8		bit
Conversion time	t CONV	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		VBGR Note 3	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.
- **4.** When reference voltage (–) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AV_{REFM}. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (–) = AV_{REFM}. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (–) = AV_{REFM}.

2.6.2 Temperature sensor/internal reference voltage characteristics

		···) / · · ·) / · · · · · · · · · · ·		,,		
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25 $^{\circ}$ C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	Fvtmps	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ (HS (high-speed main) mode)



LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol		Conc	litions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVDA0	VPOC2,	VPOC1, VPOC0 = 0, 0, 0	, falling reset voltage	1.60	1.63	1.66	V
mode	VLVDA1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	VLVDA3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
N	VLVDB1	VPOC2,	VPOC1, VPOC0 = 0, 0, 1	, falling reset voltage	1.80	1.84	1.87	V
	VLVDB2		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB3	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V	
-				Falling interrupt voltage	2.00	2.04	2.08	V
	VLVDB4		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC2,	VPOC1, VPOC0 = 0, 1, 0	, falling reset voltage	2.40	2.45	2.50	V
	VLVDC1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	VLVDD0	VPOC2,	VPOC1, VPOC0 = 0, 1, 1	, falling reset voltage	2.70	2.75	2.81	V
	VLVDD1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
,				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	VLVDD3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V

2.6.5 Supply voltage rise time

(T_A = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 30.4 AC Characteristics.

- Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).
 - 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

- C2: A capacitor connected between $V_{\mbox{\tiny L1}}$ and GND
- C3: A capacitor connected between $V_{\mbox{\tiny L2}}$ and GND
- C4: A capacitor connected between $V_{\mbox{\tiny L4}}$ and GND
- $C1 = C2 = C3 = C4 = 0.47 \ \mu\text{F}{\pm}30\%$



3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

$(T_A = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0 \text{ V})$	
--	--

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{Note}	crystal resonator	$2.4~V \leq V_{\text{DD}} < 2.7~V$	1.0		16.0	MHz
XT1 clock oscillation frequency (fxT) ^{Note}	Crystal resonator		32	32.768	35	kHz

- **Note** Indicates only permissible oscillator frequency ranges. Refer to **3.4 AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.
- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

3.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Notes 1, 2}	fін			1		24	MHz
High-speed on-chip oscillator		–20 to +85°C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-1		+1	%
clock frequency accuracy		–40 to –20°C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-1.5		+1.5	%
		+85 to +105°C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to 3.4 AC Characteristics for instruction execution time.



	-					<u> </u>	(3/3
Items Symbo		Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	VIH1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EVDD		EVDD	V
	VIH2	P10, P11, P15, P16	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	2.2		EVdd	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	2.0		EVDD	V
			TTL input buffer $2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}$	1.50		EVDD	V
	VIH3	P20, P21		0.7Vdd		VDD	V
	VIH4	P60, P61		0.7EVDD		EVDD	V
	VIH5	P121 to P124, P137, EXCLK, EXCLKS	0.8Vdd		Vdd	V	
Input voltage, low	VIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EV _{DD}	V
	VIL2	P10, P11, P15, P16	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	0		0.8	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}$	0		0.32	V
	VIL3	P20, P21	0		0.3VDD	V	
	VIL4	P60, P61	0		0.3EV _{DD}	V	
	VIL5	P121 to P124, P137, EXCLK, EXCLKS	0		0.2VDD	V	

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$



Caution The maximum value of Vi of pins P10, P12, P15, and P17 is EVDD, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode) ($T_A = -40$ to +105°C, 2.4 V $\leq EV_{DD} = V_{DD} \leq 5.5$ V, Vss = EVss = 0 V)

Parameter	Symbol Conditions		HS (high-spee	Unit		
				MIN.	MAX.	
Transfer rate Note 1					fмск/12	bps
			tical value of the um transfer rate _{CLK} ^{Note 2}		2.0	Mbps


Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:


HS (high-speed main) mode: 24 MHz ($2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$) 16 MHz ($2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0), g: PIM and POM number (g = 1)

 fmcκ: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI0, ANI16 to ANI23

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{BGR}}^{\text{Note 3}}, \text{ Reference voltage (-)} = \text{AV}_{\text{REFM}}^{\text{Note 4}} = 0 \text{ V}, \text{ HS (high-speed main) mode)}$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	t CONV	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~\text{V} \leq \text{V}\text{DD} \leq 5.5~\text{V}$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~\text{V} \leq \text{V}\text{DD} \leq 5.5~\text{V}$			±1.0	LSB
Analog input voltage	VAIN			0		VBGR Note 3	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.
- **4.** When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AV_{REFM}. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (–) = AV_{REFM}. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (–) = AV_{REFM}.



	Description			
Rev.	Date	Page	Summary	
2.00	Jan 10, 2014	35	Modification of table in 2.4 AC Characteristics	
		36	Addition of Minimum Instruction Execution Time during Main System Clock Operation	
		37	Modification of AC Timing Test Points and External System Clock Timing	
		39	Modification of AC Timing Test Points	
		39	Modification of description, notes 1 and 2 in (1) During communication at same potential (UART mode)	
		41, 42	Modification of description, remark 2 in (2) During communication at same potential (CSI mode)	
		42, 43	Modification of description in (3) During communication at same potential (CSI mode)	
		45	Modification of description, notes 1 and 3, and remark 3 in (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)	
		46, 48	Modification of description, and remark 3 in (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)	
		49, 50	Modification of table, and note 1, caution, and remark 3 in (5) Communication at different potential (2.5 V, 3 V) (CSI mode)	
		51	Modification of table and note in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (1/3)	
		52	Modification of table and notes 1 to 3 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (2/3)	
		53, 54	Modification of table, note 3, and remark 3 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (3/3)	
		56	Modification of table in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2)	
		57	Modification of table in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2)	
		59, 60	Addition of (1) I ² C standard mode	
		61	Addition of (2) I ² C fast mode	
		62	Addition of (3) I ² C fast mode plus	
		63	Addition of table in 2.6.1 A/D converter characteristics	
		63, 64	Modification of description and notes 3 to 5 in 2.6.1 (1)	
		65	Modification of description, notes 3 and 4 in 2.6.1 (2)	
		66	Modification of description, notes 3 and 4 in 2.6.1 (3)	
		67	Modification of description, notes 3 and 4 in 2.6.1 (4)	
		67	Modification of the table in 2.6.2 Temperature sensor/internal reference voltage characteristics	
		68	Modification of the table and note in 2.6.3 POR circuit characteristics	
		70	Modification of the table of LVD Detection Voltage of Interrupt & Reset Mode	
		70	Modification from VDD rise slope to Power supply voltage rising slope in 2.6.5 Supply voltage rise time	
		75	Modification of description in 2.10 Dedicated Flash Memory Programmer Communication (UART)	
		76	Modification of the figure in 2.11 Timing Specifications for Switching Flash Memory Programming Modes	
		77 to 126	Addition of products for industrial applications (G: T _A = -40 to +105°C)	
		127 to 133	Addition of product names for industrial applications (G: $T_A = -40$ to $+105^{\circ}C$)	
2.10	Sep 30, 2016	5	Modification of pin configuration in 1.3.1 32-pin products	
		6	Modification of pin configuration in 1.3.2 44-pin products	
		7	Modification of pin configuration in 1.3.3 48-pin products	
		8	Modification of pin configuration in 1.3.4 52-pin products	
		9, 10 17	Modification of pin configuration in 1.3.5 64-pin products	
		17 74	Modification of description of main system clock in 1.6 Outline of Functions	
		74	Modification of title of 2.8 RAM Data Retention Characteristics, Note, and figure Modification of table of 2.9 Flash Memory Programming Characteristics	
		123	Modification of title of 3.8 RAM Data Retention Characteristics, Note, and figure	
		123	Modification of table of 3.9 Flash Memory Programming Characteristics and addition of Note 4	
		131	Modification of 4.5 64-pin Products	
		151		

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.