



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	46
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f1622ar020sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2013 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, Z8 Encore! XP and Z8 Encore! MC are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.

eZ8 CPU Instruction Set
Assembly Language Programming Introduction
Assembly Language Syntax 226
eZ8 CPU Instruction Notation
Condition Codes 229
eZ8 CPU Instruction Classes
eZ8 CPU Instruction Summary 234
Flags Register 243
Op Code Maps
Appendix A. Register Tables
General Purpose RAM
Timer 0
Universal Asynchronous Receiver/Transmitter (UART)
Inter-Integrated Circuit (I ² C)
Serial Peripheral Interface
Analog-to-Digital Converter (ADC) 266
Direct Memory Access (DMA) 266
Interrupt Request (IRQ) 270
General-Purpose Input/Output (GPIO) 274
Watchdog Timer
Flash
Packaging
Ordering Information
Part Number Suffix Designations
Index
Customer Support
Ordering Information 287 Part Number Suffix Designations 292 Index 293

Х

System Reset

During a system reset, the Z8 Encore! XP F64xx Series devices are held in Reset for 66 cycles of the Watchdog Timer oscillator followed by 16 cycles of the system clock. At the beginning of Reset, all GPIO pins are configured as inputs.

During Reset, the eZ8 CPU and on-chip peripherals are idle; however, the on-chip crystal oscillator and Watchdog Timer oscillator continue to run. The system clock begins operating following the Watchdog Timer oscillator cycle count. The eZ8 CPU and on-chip peripherals remain idle through the 16 cycles of the system clock.

Upon Reset, control registers within the Register File that have a defined Reset value are loaded with their reset values. Other control registers (including the Stack Pointer, Register Pointer, and Flags) and general-purpose RAM are undefined following Reset. The eZ8 CPU fetches the Reset vector at program memory addresses 0002H and 0003H and loads that value into the Program Counter. Program execution begins at the Reset vector address.

Reset Sources

Table 9 lists the reset sources as a function of the operating mode. The text following provides more detailed information about the individual Reset sources. A Power-On Reset/ Voltage Brown-Out event always takes priority over all other possible reset sources to ensure a full system reset occurs.

Operating Mode	Reset Source	Reset Type		
NORMAL or HALT modes	Power-On Reset/Voltage Brown- Out	system reset		
	Watchdog Timer time-out when configured for Reset	system reset		
	RESET pin assertion	system reset		
	On-Chip Debugger initiated Reset (OCDCTL[0] set to 1)	system reset except the On-Chip Debugger is unaffected by the reset		
STOP Mode	Power-On Reset/Voltage Brown- Out	system reset		
	RESET pin assertion	system reset		
	DBG pin driven Low	system reset		

Table 9. Reset Sources and Resulting Reset Type

Watchdog Timer Reset

If the device is in normal or HALT Mode, the Watchdog Timer can initiate a system reset at time-out if the WDT_RES option bit is set to 1. This capability is the default (unprogrammed) setting of the WDT_RES option bit. The WDT status bit in the WDT Control Register is set to signify that the reset was initiated by the Watchdog Timer.

External Pin Reset

The RESET pin has a Schmitt-triggered input, an internal pull-up, an analog filter and a digital filter to reject noise. Once the RESET pin is asserted for at least 4 system clock cycles, the devices progress through the system reset sequence. While the RESET input pin is asserted Low, the Z8 Encore! XP F64xx Series devices continue to be held in the Reset state. If the RESET pin is held Low beyond the system reset time-out, the devices exit the Reset state immediately following RESET pin deassertion. Following a system reset initiated by the external RESET pin, the EXT status bit in the Watchdog Timer Control (WDTCTL) Register is set to 1.

On-Chip Debugger Initiated Reset

A Power-On Reset can be initiated using the On-Chip Debugger by setting the RST bit in the OCD Control Register. The On-Chip Debugger block is not reset but the rest of the chip goes through a normal system reset. The RST bit automatically clears during the system reset. Following the system reset the POR bit in the WDT Control Register is set.

Stop Mode Recovery

STOP Mode is entered by the eZ8 executing a stop instruction. For detailed STOP Mode information, see the <u>Low-Power Modes</u> chapter on page 34. During Stop Mode Recovery, the devices are held in reset for 66 cycles of the Watchdog Timer oscillator followed by 16 cycles of the system clock. Stop Mode Recovery only affects the contents of the Watchdog Timer Control Register. Stop Mode Recovery does not affect any other values in the Register File, including the Stack Pointer, Register Pointer, Flags, peripheral control registers, and general-purpose RAM.

The eZ8 CPU fetches the Reset vector at program memory addresses 0002H and 0003H and loads that value into the Program Counter. Program execution begins at the Reset vector address. Following Stop Mode Recovery, the stop bit in the Watchdog Timer Control Register is set to 1. Table 10 lists the Stop Mode Recovery sources and resulting actions.

Port A–H Stop Mode Recovery Source Enable Subregisters

The Port A–H Stop Mode Recovery Source Enable Subregister, shown in Table 20, is accessed through the Port A–H Control Register by writing 05H to the Port A–H Address Register. Setting the bits in the Port A–H Stop Mode Recovery Source Enable subregisters to 1 configures the specified Port pins as a Stop Mode Recovery source. During STOP Mode, any logic transition on a Port pin enabled as a Stop Mode Recovery source initiates Stop Mode Recovery.


Table 20. Port A–H Stop Mode Recovery Source Enable Subregisters

Bit	7	6	5	4	3	2	1	0	
Field	PSMRE7	PSMRE6	PSMRE5	PSMRE4	PSMRE3	PSMRE2	PSMRE1	PSMRE0	
RESET	0								
R/W		R/W							
Address	See note.								
Note: If a 05H exists in the Port A–H Address Register, it is accessible through the Port A–H Control Register.									

Bit	Description
[7:0]	Port Stop Mode Recovery Source Enabled
PSMRE	 0 = The port pin is not configured as a Stop Mode Recovery source. Transitions on this pin during STOP Mode do not initiate Stop Mode Recovery. 1 = The port pin is configured as a Stop Mode Recovery source. Any logic transition on this pin during STOP Mode initiates Stop Mode Recovery.

Note: x indicates register bits in the range [7:0].

45



Operation

The timers are 16-bit up-counters. Minimum time-out delay is set by loading the value 0001H into the Timer Reload High and Low Byte registers and setting the prescale value to 1. Maximum time-out delay is set by loading the value 0000H into the Timer Reload High and Low Byte registers and setting the prescale value to 128. If the Timer reaches FFFFH, the timer rolls over to 0000H and continues counting.

Timer Operating Modes

The timers can be configured to operate in the following modes:

ONE-SHOT Mode

In ONE-SHOT Mode, the timer counts up to the 16-bit reload value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the reload value, the timer generates an interrupt and the count value in the Timer High and Low Byte registers is reset to 0001H. Then, the timer is automatically disabled and stops counting.

Also, if the timer output alternate function is enabled, the timer output pin changes state for one system clock cycle (from Low to High or from High to Low) upon timer reload. If

63

If TPOL is set to 0, the ratio of the PWM output High time to the total period is calculated using the following equation:

PWM Output High Time Ratio (%) = $\frac{\text{Reload Value} - \text{PWM Value}}{\text{Reload Value}} \times 100$

If TPOL is set to 1, the ratio of the PWM output High time to the total period is calculated using the following equation:

PWM Output High Time Ratio (%) = $\frac{\text{PWM Value}}{\text{Reload Value}} \times 100$

CAPTURE Mode

In CAPTURE Mode, the current timer count value is recorded when the appropriate external timer input transition occurs. The Capture count value is written to the Timer PWM High and Low Byte Registers. The timer input is the system clock. The TPOL bit in the Timer Control 1 Register determines if the Capture occurs on a rising edge or a falling edge of the timer input signal. When the capture event occurs, an interrupt is generated and the timer continues counting.

The timer continues counting up to the 16-bit reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the reload value, the timer generates an interrupt and continues counting.

Observe the following procedure for configuring a timer for CAPTURE Mode and initiating the count:

- 1. Write to the Timer Control 1 Register to:
 - Disable the timer
 - Configure the timer for CAPTURE Mode
 - Set the prescale value
 - Set the Capture edge (rising or falling) for the timer input
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H).
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. Clear the Timer PWM High and Low Byte registers to 0000H. This allows the software to determine if interrupts were generated by either a capture event or a reload. If the PWM High and Low Byte registers still contain 0000H after the interrupt, then the interrupt was generated by a reload.
- 5. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.

Timer 0–3 PWM High and Low Byte Registers

The Timer 0–3 PWM High and Low Byte (TxPWMH and TxPWML) registers, shown in Tables 43 and 44, are used for Pulse-Width Modulator (PWM) operations. These registers also store the capture values for the CAPTURE and CAPTURE/COMPARE modes.

Table 43. Timer 0–3 PWM High Byte Register (TxPWMH)

Bit	7	6	5	4	3	2	1	0		
Field	PWMH									
RESET	0									
R/W	R/W									
Address			F	04H, F0CH,	F14H, F1C	Н				

Table 44. Timer 0–3 PWM Low Byte Register (TxPWML)

Bit	7	6	5	4	3	2	1	0			
Field	PWML										
RESET		0									
R/W	R/W										
Address			F	05H, F0DH,	F15H, F1D	Η					

Bit	Description
[7:0]	Pulse-Width Modulator High and Low Bytes
PWMH, PWML	These two bytes, {PWMH[7:0], PWML[7:0]}, form a 16-bit value that is compared to the current 16-bit timer count. When a match occurs, the PWM output changes state. The PWM output value is set by the TPOL bit in the Timer Control 1 Register (TxCTL1) Register. The TxPWMH and TxPWML registers also store the 16-bit captured timer value when operating in CAPTURE or CAPTURE/COMPARE modes.

Table 48. Watchdog Timer Control Register (WDTCTL)

Bit	7	6	5	4	3	2	1	0		
Field	POR	STOP	WDT	EXT		SM				
RESET	S	See Table 49).			0				
R/W				ŀ	२					
Address				FF	ОH					
Bit	Descriptio									
[7] POR	Power-On If this bit is	Power-On Reset Indicator If this bit is set to 1, a Power-On Reset event occurred. This bit is reset to 0 if a WDT time-out for Stop Mode Recovery occurs. This bit is also reset to 0 when the register is read.								
[6] STOP	If this bit is 1, the Stop bit is 0, the Power-On F	Stop Mode Recovery Indicator If this bit is set to 1, a Stop Mode Recovery occurred. If the stop and WDT bits are both set to 1, the Stop Mode Recovery occurred due to a WDT time-out. If the stop bit is 1 and the WDT bit is 0, the Stop Mode Recovery was not caused by a WDT time-out. This bit is reset by a Power-On Reset or a WDT time-out that occurred while not in STOP Mode. Reading this register also resets this bit.								
[5] WDT	If this bit is	Watchdog Timer Time-Out Indicator If this bit is set to 1, a WDT time-out occurred. A Power-On Reset resets this pin. A Stop Mode Recovery from a change in an input pin also resets this bit. Reading this register resets this bit.								
[4] EXT	If this bit is or a Stop M	External Reset Indicator If this bit is set to 1, a Reset initiated by the external RESET pin occurred. A Power-On Reset or a Stop Mode Recovery from a change in an input pin resets this bit. Reading this register resets this bit.								
[3:1]	Reserved These bits a	Reserved These bits are reserved and must be programmed to 000.								
[0] SM	0 = Watchd	STOP Mode Configuration Indicator 0 = Watchdog Timer and its internal RC oscillator will continue to operate in STOP Mode. 1 = Watchdog Timer and its internal RC oscillator will be disabled in STOP Mode.								

Bit	Description (Continued)
[2] BRGCTL	 Baud Rate Control This bit causes different UART behavior depending on whether the UART receiver is enabled (REN = 1 in the UART Control 0 Register). When the UART receiver is not enabled, this bit determines whether the Baud Rate Generator issues interrupts. 0 = Reads from the Baud Rate High and Low Byte registers return the BRG reload value 1 = The Baud Rate Generator generates a receive interrupt when it counts down to 0. Reads from the Baud Rate High and Low Byte registers return the current BRG count value. When the UART receiver is enabled, this bit allows reads from the Baud Rate Registers to return the BRG count value instead of the reload value. 0 = Reads from the Baud Rate High and Low Byte registers return the BRG reload value. 1 = Reads from the Baud Rate High and Low Byte registers return the BRG reload value. 1 = Reads from the Baud Rate High and Low Byte registers return the BRG reload value. 1 = Reads from the Baud Rate High and Low Byte registers return the DRG reload value. 1 = Reads from the Baud Rate High and Low Byte registers return the Current BRG count value. 1 = Reads from the Baud Rate High and Low Byte registers return the DRG reload value. 1 = Reads from the Baud Rate High and Low Byte registers return the Current BRG count value. 1 = Reads from the Baud Rate High and Low Byte registers return the Current BRG count value. Unlike the timers, there is no mechanism to latch the High Byte when the Low Byte is read.
[1] RDAIRQ	 Receive Data Interrupt Enable 0 = Received data and receiver errors generates an interrupt request to the Interrupt Controller. 1 = Received data does not generate an interrupt request to the Interrupt Controller. Only receiver errors generate an interrupt request.
[0] IREN	 Infrared Encoder/Decoder Enable 0 = Infrared Encoder/Decoder is disabled. UART operates normally operation. 1 = Infrared Encoder/Decoder is enabled. The UART transmits and receives data through the Infrared Encoder/Decoder.

104

Table 60. UART Baud Rate High Byte Register (UxBRH)

Bit	7	6	5	4	3	2	1	0		
Field	BRH									
RESET	1									
R/W	R/W									
Address				F46H ar	nd F4EH					

Table 61. UART Baud Rate Low Byte Register (UxBRL)

Bit7	7	6	5	4	3	2	1	0		
Field	BRL									
RESET	1									
R/W	R/W									
Address				F47H ar	nd F4FH					

For a given UART data rate, the integer baud rate divisor value is calculated using the following equation:

UART Baud Rate Divisor Value (BRG) = Round $\left(\frac{\text{System Clock Frequency (Hz)}}{16 \times \text{UART Data Rate (bits/s)}}\right)$

The baud rate error relative to the appropriate baud rate is calculated using the following equation:

UART Baud Rate Error (%) =
$$100 \times \left(\frac{\text{Actual Data Rate} - \text{Desired Data Rate}}{\text{Desired Data Rate}}\right)$$

For reliable communication, the UART baud rate error must never exceed 5 percent. Table 62 lists data rate errors for popular baud rates and commonly used crystal oscillator frequencies.

Bit	Description (Continued)
[1]	Reserved This bit is reserved and must be programmed to 0.
[0] FWP	 Flash Write Protect (Flash version only) 0 = Programming, Page Erase, and Mass Erase through User Code is disabled. Mass Erase is available through the On-Chip Debugger. 1 = Programming, and Page Erase are enabled for all of Flash program memory.

Flash Memory Address 0001H

Table 100. Options Bits at Flash Memory Address 0001
--

Bit	7	6	5	4	3	2	1	0						
Field	Reserved													
RESET		U												
R/W				R/	W									
Address		Program Memory 0001H												
Note: U =	Unchanged b	by Reset. R/W	/ = Read/Writ	e.										

Bit Description

[7:0] Reserved

These option bits are reserved for future use and must always be 1. This setting is the default for unprogrammed (erased) Flash.

Parameter	Minimum	Maximum	Units	Notes
64-pin LQFP maximum ratings at -40°C to 70°C				
Total power dissipation		1000	mW	
Maximum current into V_{DD} or out of V_{SS}		275	mA	
64-pin LQFP maximum ratings at 70°C to 125°C				
Total power dissipation		540	mW	
Maximum current into V_{DD} or out of V_{SS}		150	mA	
44-pin PLCC maximum ratings at -40°C to 70°C				
Total power dissipation		750	mW	
Maximum current into V_{DD} or out of V_{SS}		200	mA	
44-pin PLCC maximum ratings at 70°C to 125°C				
Total power dissipation		295	mW	
Maximum current into V_{DD} or out of V_{SS}		83	mA	
44-pin LQFP maximum ratings at –40°C to 70°C				
Total power dissipation		750	mW	
Maximum current into V_{DD} or out of V_{SS}		200	mA	
44-pin LQFP maximum ratings at 70°C to 125°C				
Total power dissipation		360	mW	
Maximum current into V_{DD} or out of V_{SS}		100	mA	
Note: This voltage applies to all pins, with the exception of V	/ _{DD} , AV _{DD} , pins	supporting ana	log input (po	orts B and I

Table 106. Absolute Maximum Ratings (Continued)

Note: This voltage applies to all pins, with the exception of V_{DD}, AV_{DD}, pins supporting analog input (ports B and H), RESET, and where noted otherwise.

216

AC Characteristics

This section provides AC characteristics and timing data which assumes a standard load of 50pF on all outputs. Table 114 lists the Z8 Encore! XP F64xx Series AC characteristics and timing.


			0V–3.6V C to 125°C			
Symbol	Parameter	Minimum Maximum		Units	Conditions	
F _{SYSCLK}	System Clock Frequency	-	20.0	MHz	Read-only from Flash memory.	
		0.032768	20.0	MHz	Program or erasure of Flash memory.	
F _{XTAL}	Crystal Oscillator Frequency	0.032768	20.0	MHz	System clock frequencies below the crystal oscillator mini- mum require an external clock driver.	
T _{XIN}	Crystal Oscillator Clock Period	50	-	ns	T _{CLK} = 1/F _{SYSCLK}	
T _{XINH}	System Clock High Time	20		ns		
T _{XINL}	System Clock Low Time	20		ns		
T _{XINR}	System Clock Rise Time	-	3	ns	T_{CLK} = 50 ns. Slower rise times can be tolerated with longer clock periods.	
T _{XINF}	System Clock Fall Time	-	3	ns	T_{CLK} = 50 ns. Slower fall times can be tolerated with longer clock periods.	

Table 114. /	AC Character	istics
--------------	--------------	--------

Flags Register

The Flags Register contains the status information regarding the most recent arithmetic, logical, bit manipulation or rotate and shift operation. The Flags Register contains six bits of status information that are set or cleared by CPU operations. Four of the bits (C, V, Z and S) can be tested for use with conditional jump instructions. Two flags, H and D, cannot be tested and are used for Binary-Coded Decimal (BCD) arithmetic.

The two remaining bits, user flags F1 and F2, are available as general-purpose status bits. User flags are unaffected by arithmetic operations and must be set or cleared by instructions. The user flags cannot be used with conditional jumps. They are undefined at initial power-up and are unaffected by Reset. Figure 58 displays the flags and their bit positions in the Flags Register.



Interrupts, the software trap (TRAP) instruction, and illegal instruction traps all write the value of the Flags Register to the stack. Executing an interrupt return (IRET) instruction restores the value saved on the stack into the Flags Register.

245

Abbreviation	Description	Abbreviation	Description
IM	Immediate data value	r2, R2, Ir2, Irr2, IR2, rr2, RR2, IRR2, ER2	Source address
Ir	Indirect working register	RA	Relative
IR	Indirect register	rr	Working register pair
Irr	Indirect working register pair	RR	Register pair

Table 137. Op Code Map Abbreviations (Continued)

Z8 Encore! XP[®] F64xx Series Product Specification

							LC	ower Nil	oble (He	X)						
-	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	1.2 BRK	2.2 SRP IM	2.3 ADD r1,r2	2.4 ADD r1,lr2	3.3 ADD R2,R1	3.4 ADD IR2,R1	3.3 ADD R1,IM	3.4 ADD IR1,IM	4.3 ADDX ER2,ER1	4.3 ADDX IM,ER1	2.3 DJNZ r1,X	2.2 JR cc,X	2.2 LD r1,IM	3.2 JP cc,DA	1.2 INC r1	1.2 NOP
1	2.2 RLC R1	2.3 RLC IR1	2.3 ADC r1,r2	2.4 ADC r1,lr2	3.3 ADC R2,R1	3.4 ADC IR2,R1	3.3 ADC R1,IM	3.4 ADC IR1,IM	4.3 ADCX ER2,ER1	4.3						See 2nd Opcode Map
2	2.2 INC R1	2.3 INC IR1	2.3 SUB r1,r2	2.4 SUB r1,lr2	3.3 SUB R2,R1	3.4 SUB IR2,R1	3.3 SUB R1,IM	3.4 SUB IR1,IM	4.3 SUBX ER2,ER1	4.3 SUBX IM,ER1						1,2 ATM
3	2.2 DEC R1	2.3 DEC IR1	2.3 SBC r1,r2	2.4 SBC r1,lr2	3.3 SBC R2,R1	3.4 SBC IR2,R1	3.3 SBC R1,IM	3.4 SBC IR1,IM	4.3 SBCX ER2,ER1	4.3 SBCX IM,ER1						
4	2.2 DA R1	2.3 DA IR1	2.3 OR r1,r2	2.4 OR r1,lr2	3.3 OR R2,R1	3.4 OR IR2,R1	3.3 OR R1,IM	3.4 OR IR1,IM	4.3 ORX ER2,ER1	4.3 ORX IM,ER1						
5	2.2 POP R1	2.3 POP IR1	2.3 AND r1,r2	2.4 AND r1,lr2	3.3 AND R2,R1	3.4 AND IR2,R1	3.3 AND R1,IM	3.4 AND IR1,IM	4.3 ANDX ER2,ER1	4.3 ANDX IM,ER1						1.2 WDT
6	2.2 COM R1	2.3 COM IR1	2.3 TCM r1,r2	2.4 TCM r1,lr2	3.3 TCM R2,R1	3.4 TCM IR2,R1	3.3 TCM R1,IM	3.4 TCM IR1,IM	4.3 TCMX ER2,ER1	4.3 TCMX IM,ER1						1.2 STOP
7	2.2 PUSH R2	2.3 PUSH IR2	2.3 TM r1,r2	2.4 TM r1,lr2	3.3 TM R2,R1	3.4 TM IR2,R1	3.3 TM R1,IM	3.4 TM IR1,IM	4.3 TMX ER2,ER1	4.3 TMX IM,ER1						1.2 HALT
8	2.5 DECW RR1	2.6 DECW IRR1	2.5 LDE r1,lrr2	2.9 LDEI Ir1,Irr2	3.2 LDX r1,ER2	3.3 LDX Ir1,ER2	3.4 LDX IRR2,R1	3.5 LDX IRR2,IR1	3.4 LDX r1,rr2,X	3.4 LDX rr1,r2,X						1.2 DI
9	2.2 RL R1	2.3 RL IR1	2.5 LDE r2,Irr1	2.9 LDEI Ir2,Irr1	3.2 LDX r2,ER1	3.3 LDX Ir2,ER1	3.4 LDX R2,IRR1	3.5 LDX IR2,IRR1	3.3 LEA r1,r2,X	3.5 LEA rr1,rr2,X						1.2 El
А	2.5 INCW RR1	2.6 INCW IRR1	2.3 CP r1,r2	2.4 CP r1,lr2	3.3 CP R2,R1	3.4 CP IR2,R1	3.3 CP R1,IM	3.4 CP IR1,IM	4.3 CPX ER2,ER1	4.3 CPX IM,ER1						1.4 RET
В	2.2 CLR R1	2.3 CLR IR1	2.3 XOR r1,r2	2.4 XOR r1,lr2	3.3 XOR R2,R1	3.4 XOR IR2,R1	3.3 XOR R1,IM	3.4 XOR IR1,IM	4.3 XORX ER2,ER1	4.3 XORX IM,ER1						1.5 IRET
С	2.2 RRC R1	2.3 RRC IR1	2.5 LDC r1,lrr2	2.9 LDCI Ir1,Irr2	2.3 JP IRR1	2.9 LDC lr1,lrr2		3.4 LD r1,r2,X	3.2 PUSHX ER2							1.2 RCF
D	2.2 SRA R1	2.3 SRA IR1	2.5 LDC r2,Irr1	2.9 LDCI lr2,lrr1	2.6 CALL IRR1	2.2 BSWAP R1	3.3 CALL DA	3.4 LD r2,r1,X	3.2 POPX ER1							1.2 SCF
Е	2.2 RR R1	2.3 RR IR1	2.2 BIT p,b,r1	2.3 LD r1,lr2	3.2 LD R2,R1	3.3 LD IR2,R1	3.2 LD R1,IM	3.3 LD IR1,IM	4.2 LDX ER2,ER1	4.2 LDX IM,ER1						1.2 CCF
F	2.2 SWAP R1	2.3 SWAP IR1	2.6 TRAP Vector	2.3 LD lr1,r2	2.8 MULT RR1	3.3 LD R2,IR1	3.3 BTJ p,b,r1,X	3.4 BTJ p,b,lr1,X			¥	¥	┥	↓	•	

Lower Nibble (Hex)

Figure 60. First Op Code Map

Upper Nibble (Hex)

246

Hex Address: FBE

Table 215. DMA_ADC Control Register (DMAACTL)

Bit	7	6	5	4	3	2	1	0				
Field	DAEN	IRQEN	EN Reserved ADC_IN									
RESET		0										
R/W		R/W										
Address				FB	EH							

Hex Address: FBF

Table 216. DMA_ADC Status Register (DMAA_STAT)

Bit	7	6	5	4	3	2	1	0						
Field		CADC[3:0] Reserved IRQA IRQ1 IRQ0												
RESET		0												
R/W		R												
Address				FB	FH									

Interrupt Request (IRQ)

For more information about these IRQ Control registers, see the <u>Interrupt Control Register</u> <u>Definitions</u> section on page 51.

Hex Address: FC0

Table 217. Interrupt Request 0 Register (IRQ0)

Bit	7	6	5	4	3	2	1	0					
Field	T2I	T1I	TOI	U0RXI	U0TXI	I2CI	SPII	ADCI					
RESET		0											
R/W		R/W											
Address				FC	0H								

Hex Address: FEF

Table 260. Port A–H Output Data Register (PxOUT)

Bit	7	6	5	4	3	2	1	0	
Field	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0	
RESET	0								
R/W	R/W								
Address		FD3H, FD7H, FDBH, FDFH, FE3H, FE7H, FEBH, FEFH							

Watchdog Timer

For more information about these Watchdog Timer Control registers, see the <u>Watchdog</u> <u>Timer Control Register Definitions</u> section on page 83.

Hex Address: FF0

Table 261. Watchdog Timer Control Register (WDTCTL)

Bit	7	6	5	4	3	2	1	0		
Field	POR	STOP	WDT	EXT		SM				
RESET	See <u>Table 48</u> on page 84. 0									
R/W	R									
Address		FF0H								

Hex Address: FF1

Table 262. Watchdog Timer Reload Upper Byte Register (WDTU)

Bit	7	6	5	4	3	2	1	0	
Field		WDTU							
RESET		1							
R/W		R/W*							
Address	FF1H								
Note: *R/W = Read returns the current WDT count value; write sets the appropriate reload value.									

Flash

For more information about these Flash Control registers, see the <u>Flash Control Register</u> <u>Definitions</u> section on page 175.

Hex Address: FF8

Table 265. Flash Control Register (FCTL)

Bit	7	6	5	4	3	2	1	0		
Field	FCMD									
RESET		0								
R/W		W								
Address		FF8H								

Table 266. Flash Status Register (FSTAT)

Bit	7	6	5	4	3	2	1	0	
Field	Reserved FSTAT								
RESET		0							
R/W		R							
Address	FF8H								

Hex Address: FF9

Table 267. Page Select Register (FPS)

Bit	7	6	5	4	3	2	1	0		
Field	INFO_EN	INFO_EN PAGE								
RESET		0								
R/W		R/W								
Address		FF9H								