



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Discontinued at Digi-Key  |
| Core Processor             | CIP-51 8051   |
| Core Size                  | 8-Bit   |
| Speed                      | 50MHz   |
| Connectivity               | I <sup>2</sup> C, SMBus, SPI, UART/USART                                |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                   |
| Number of I/O              | 20  |
| Program Memory Size        | 16KB (16K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 2.25K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V   |
| Data Converters            | A/D 12x10/12b SAR; D/A 2x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 24-VFQFN Exposed Pad  |
| Supplier Device Package    | 24-QFN (3x3)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f16g-b-gfn24r |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 1. Feature List

The EFM8BB3 device family are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below.

- · Core:
  - · Pipelined CIP-51 Core
  - · Fully compatible with standard 8051 instruction set
  - 70% of instructions execute in 1-2 clock cycles
  - · 50 MHz maximum operating frequency
- · Memory:
  - Up to 64 kB flash memory (63 kB user-accessible), in-system re-programmable from firmware in 512-byte sectors
  - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- · Power:
  - · Internal LDO regulator for CPU core voltage
  - · Power-on reset circuit and brownout detectors
- I/O: Up to 29 total multifunction I/O pins:
  - · Up to 25 pins 5 V tolerant under bias
  - · Selectable state retention through reset events
  - · Flexible peripheral crossbar for peripheral routing
  - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- · Clock Sources:
  - Internal 49 MHz oscillator with accuracy of ±2%
  - Internal 24.5 MHz oscillator with ±2% accuracy
  - Internal 80 kHz low-frequency oscillator
  - · External CMOS clock option
  - · External crystal/RC Oscillator (up to 25 MHz)

- · Analog:
  - 12/10-Bit Analog-to-Digital Converter (ADC)
  - · Internal temperature sensor
  - 4 x 12-Bit Digital-to-Analog Converters (DAC)
  - 2 x Low-current analog comparators with adjustable reference
- · Communications and Digital Peripherals:
  - · 2 x UART, up to 3 Mbaud
  - SPI™ Master / Slave, up to 12 Mbps
  - SMBus™/I2C™ Master / Slave, up to 400 kbps
  - I<sup>2</sup>C High-Speed Slave, up to 3.4 Mbps
  - 16-bit CRC unit, supporting automatic CRC of flash at 256byte boundaries
  - · 4 Configurable Logic Units
- · Timers/Counters and PWM:
  - 6-channel programmable counter array (PCA) supporting PWM, capture/compare, and frequency output modes
  - 6 x 16-bit general-purpose timers
  - Independent watchdog timer, clocked from the low frequency oscillator
- · On-Chip, Non-Intrusive Debugging
  - · Full memory and register inspection
  - · Four hardware breakpoints, single-stepping
- · Pre-programmed UART bootloader
- Temperature range -40 to 85 °C or -40 to 125 °C

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8BB3 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Device operation is specified from 2.2 V up to a 3.6 V supply. Devices are AEC-Q100 qualified and available in 4x4 mm 32-pin QFN, 3x3 mm 24-pin QFN, 32-pin QFP, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

## 2. Ordering Information




Figure 2.1. EFM8BB3 Part Numbering

All EFM8BB3 family members have the following features:

- · CIP-51 Core running up to 49 MHz
- Three Internal Oscillators (49 MHz, 24.5 MHz and 80 kHz)
- SMBus
- I2C Slave
- SPI
- · 2 UARTs
- 6-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- · Six 16-bit Timers
- · Four Configurable Logic Units
- 12-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, temperature sensor, channel sequencer, and direct-to-XRAM data transfer
- · Two Analog Comparators
- · 16-bit CRC Unit
- · AEC-Q100 qualified
- · Pre-loaded UART bootloader

In addition to these features, each part number in the EFM8BB3 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

**Table 2.1. Product Selection Guide** 

| Ordering Part Number | Flash Memory (kB) | RAM (Bytes) | Digital Port I/Os (Total) | Voltage DACs | ADC0 Channels | Comparator 0 Inputs | Comparator 1 Inputs | Pb-free (RoHS Compliant) | Temperature Range | Package |
|----------------------|-------------------|-------------|---------------------------|--------------|---------------|---------------------|---------------------|--------------------------|-------------------|---------|
| EFM8BB31F64G-B-QFN32 | 64                | 4352        | 29                        | 4            | 20            | 10                  | 9                   | Yes                      | -40 to +85 °C     | QFN32   |
| EFM8BB31F64G-B-QFP32 | 64                | 4352        | 28                        | 4            | 20            | 10                  | 9                   | Yes                      | -40 to +85 °C     | QFP32   |
| EFM8BB31F64G-B-QFN24 | 64                | 4352        | 20                        | 4            | 12            | 6                   | 6                   | Yes                      | -40 to +85 °C     | QFN24   |

#### Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- · Asynchronous transmissions and receptions
- Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive)
- 5, 6, 7, 8, or 9 bit data
- · Automatic start and stop generation
- · Automatic parity generation and checking
- · Single-byte buffer on transmit and receive
- · Auto-baud detection
- · LIN break and sync field detection
- · CTS / RTS hardware flow control

#### Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disabled to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

- Supports 3- or 4-wire master or slave modes
- · Supports external clock frequencies up to 12 Mbps in master or slave mode
- · Support for all clock phase and polarity modes
- 8-bit programmable clock rate (master)
- Programmable receive timeout (slave)
- · Two byte FIFO on transmit and receive
- Can operate in suspend or snooze modes and wake the CPU on reception of a byte
- Support for multiple masters on the same data lines

## System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the  $I^2C$  serial bus.

The SMBus module includes the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds
- · Support for master, slave, and multi-master modes
- · Hardware synchronization and arbitration for multi-master mode
- · Clock low extending (clock stretching) to interface with faster masters
- Hardware support for 7-bit slave and general call address recognition
- · Firmware support for 10-bit slave address decoding
- · Ability to inhibit all slave states
- · Programmable data setup/hold times
- Transmit and receive FIFOs (one byte) to help increase throughput in faster applications

# 4.1.8 Crystal Oscillator

Table 4.8. Crystal Oscillator

| Parameter             | Symbol            | Test Condition | Min  | Тур | Max | Unit |
|-----------------------|-------------------|----------------|------|-----|-----|------|
| Crystal Frequency     | f <sub>XTAL</sub> |                | 0.02 | _   | 25  | MHz  |
| Crystal Drive Current | I <sub>XTAL</sub> | XFCN = 0       | _    | 0.5 | _   | μA   |
|                       |                   | XFCN = 1       | _    | 1.5 | _   | μΑ   |
|                       |                   | XFCN = 2       | _    | 4.8 | _   | μΑ   |
|                       |                   | XFCN = 3       | _    | 14  | _   | μΑ   |
|                       |                   | XFCN = 4       | _    | 40  | _   | μΑ   |
|                       |                   | XFCN = 5       | _    | 120 | _   | μA   |
|                       |                   | XFCN = 6       | _    | 550 | _   | μA   |
|                       |                   | XFCN = 7       | _    | 2.6 | _   | mA   |

# 4.1.9 ADC

Table 4.9. ADC

| Parameter                        | Symbol              | Test Condition         | Min                         | Тур   | Max             | Unit |
|----------------------------------|---------------------|------------------------|-----------------------------|-------|-----------------|------|
| Resolution                       | N <sub>bits</sub>   | 12 Bit Mode            |                             | 12    |                 | Bits |
|                                  |                     |                        |                             | 10    |                 |      |
| Throughput Rate                  | f <sub>S</sub>      | 10 Bit Mode            | _                           | _     | 1.125           | Msps |
| (High Speed Mode)                |                     |                        |                             |       |                 |      |
| Throughput Rate                  | f <sub>S</sub>      | 12 Bit Mode            | _                           | _     | 340             | ksps |
| (Low Power Mode)                 |                     | 10 Bit Mode            | _                           | _     | 360             | ksps |
| Tracking Time                    | t <sub>TRK</sub>    | High Speed Mode        | 230                         | _     | _               | ns   |
|                                  |                     | Low Power Mode         | 450                         | _     | _               | ns   |
| Power-On Time                    | t <sub>PWR</sub>    |                        | 1.2                         | _     | _               | μs   |
| SAR Clock Frequency              | f <sub>SAR</sub>    | High Speed Mode        | _                           | _     | 18              | MHz  |
|                                  |                     | Low Power Mode         | _                           | _     | 12.25           | MHz  |
| Conversion Time <sup>1</sup>     | t <sub>CNV</sub>    | 12-Bit Conversion,     |                             | 2.0   |                 | μs   |
|                                  |                     | SAR Clock = 6.125 MHz, |                             |       |                 |      |
|                                  |                     | System Clock = 49 MHz  |                             |       |                 |      |
|                                  |                     | 10-Bit Conversion,     |                             | 0.658 |                 |      |
|                                  |                     | SAR Clock = 16.33 MHz, |                             |       |                 |      |
|                                  |                     | System Clock = 49 MHz  |                             |       |                 |      |
| Sample/Hold Capacitor            | C <sub>SAR</sub>    | Gain = 1               | _                           | 5.2   | _               | pF   |
|                                  |                     | Gain = 0.75            | _                           | 3.9   | _               | pF   |
|                                  |                     | Gain = 0.5             | _                           | 2.6   | _               | pF   |
|                                  |                     | Gain = 0.25            | _                           | 1.3   | _               | pF   |
| Input Pin Capacitance            | C <sub>IN</sub>     |                        | _                           | 20    | _               | pF   |
| Input Mux Impedance              | R <sub>MUX</sub>    |                        | _                           | 550   | _               | Ω    |
| Voltage Reference Range          | V <sub>REF</sub>    |                        | 1                           | _     | V <sub>IO</sub> | V    |
| Input Voltage Range <sup>2</sup> | V <sub>IN</sub>     |                        | 0 — V <sub>REF</sub> / Gain |       | V               |      |
| Power Supply Rejection Ratio     | PSRR <sub>ADC</sub> | At 1 kHz               | _                           | 66    | _               | dB   |
|                                  |                     | At 1 MHz               | _                           | 43    | _               | dB   |
| DC Performance                   |                     | I                      |                             | 1     | 1               | 1    |

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-----------|--------|----------------|-----|-----|-----|------|
|           |        |                |     | - 1 |     |      |

#### Note:

1. Conversion Time does not include Tracking Time. Total Conversion Time is:

Total Conversion Time = [RPT × (ADTK + NUMBITS + 1) × T(SARCLK)] + (T(ADCCLK) × 4)

where RPT is the number of conversions represented by the ADRPT field and ADCCLK is the clock selected for the ADC.

- 2. Absolute input pin voltage is limited by the  $V_{IO}$  supply.
- 3. The offset is determined using curve fitting since the specification is measured using linear search where the intercept is always positive.

# 4.1.13 Comparators

Table 4.13. Comparators

| Parameter                      | Symbol              | Test Condition       | Min | Тур  | Max | Unit |
|--------------------------------|---------------------|----------------------|-----|------|-----|------|
| Response Time, CPMD = 00       | t <sub>RESP0</sub>  | +100 mV Differential | _   | 100  | _   | ns   |
| (Highest Speed)                |                     | -100 mV Differential | _   | 150  | _   | ns   |
| Response Time, CPMD = 11 (Low- | t <sub>RESP3</sub>  | +100 mV Differential | _   | 1.5  | _   | μs   |
| est Power)                     |                     | -100 mV Differential | _   | 3.5  | _   | μs   |
| Positive Hysteresis            | HYS <sub>CP+</sub>  | CPHYP = 00           | _   | 0.4  | _   | mV   |
| Mode 0 (CPMD = 00)             |                     | CPHYP = 01           | _   | 8    | _   | mV   |
|                                |                     | CPHYP = 10           | _   | 16   | _   | mV   |
|                                |                     | CPHYP = 11           | _   | 32   | _   | mV   |
| Negative Hysteresis            | HYS <sub>CP</sub>   | CPHYN = 00           | _   | -0.4 | _   | mV   |
| Mode 0 (CPMD = 00)             |                     | CPHYN = 01           | _   | -8   | _   | mV   |
|                                |                     | CPHYN = 10           | _   | -16  | _   | mV   |
|                                |                     | CPHYN = 11           | _   | -32  | _   | mV   |
| Positive Hysteresis            | HYS <sub>CP+</sub>  | CPHYP = 00           | _   | 0.5  | _   | mV   |
| Mode 1 (CPMD = 01)             |                     | CPHYP = 01           | _   | 6    | _   | mV   |
|                                |                     | CPHYP = 10           | _   | 12   | _   | mV   |
|                                |                     | CPHYP = 11           | _   | 24   | _   | mV   |
| Negative Hysteresis            | HYS <sub>CP</sub>   | CPHYN = 00           | _   | -0.5 | _   | mV   |
| Mode 1 (CPMD = 01)             |                     | CPHYN = 01           | _   | -6   | _   | mV   |
|                                |                     | CPHYN = 10           | _   | -12  | _   | mV   |
|                                |                     | CPHYN = 11           | _   | -24  | _   | mV   |
| Positive Hysteresis            | HYS <sub>CP+</sub>  | CPHYP = 00           | _   | 0.7  | _   | mV   |
| Mode 2 (CPMD = 10)             |                     | CPHYP = 01           | _   | 4.5  | _   | mV   |
|                                |                     | CPHYP = 10           | _   | 9    | _   | mV   |
|                                |                     | CPHYP = 11           | _   | 18   | _   | mV   |
| Negative Hysteresis            | HYS <sub>CP</sub> - | CPHYN = 00           | _   | -0.6 | _   | mV   |
| Mode 2 (CPMD = 10)             |                     | CPHYN = 01           | _   | -4.5 | _   | mV   |
|                                |                     | CPHYN = 10           | _   | -9   | _   | mV   |
|                                |                     | CPHYN = 11           | _   | -18  | _   | mV   |
| Positive Hysteresis            | HYS <sub>CP+</sub>  | CPHYP = 00           | _   | 1.5  | _   | mV   |
| Mode 3 (CPMD = 11)             |                     | CPHYP = 01           | _   | 4    | _   | mV   |
|                                |                     | CPHYP = 10           | _   | 8    | _   | mV   |
|                                |                     | CPHYP = 11           | _   | 16   | _   | mV   |

### 4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.19 Absolute Maximum Ratings on page 32 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.19. Absolute Maximum Ratings

| Parameter  | Symbol            | Test Condition   | Min     | Max                  | Unit |
|--|-------------------|--|---------|----------------------|------|
| Ambient Temperature Under Bias   | T <sub>BIAS</sub> |  | -55     | 125                  | °C   |
| Storage Temperature  | T <sub>STG</sub>  |  | -65     | 150                  | °C   |
| Voltage on VDD   | $V_{DD}$          |  | GND-0.3 | 4.2                  | V    |
| Voltage on VIO <sup>2</sup>  | V <sub>IO</sub>   |  | GND-0.3 | V <sub>DD</sub> +0.3 | V    |
| Voltage on I/O pins or RSTb, excluding                                 | V <sub>IN</sub>   | V <sub>IO</sub> > 3.3 V                                | GND-0.3 | 5.8                  | V    |
| P2.0-P2.3 (QFN24 and QSOP24) or P3.0-P3.3 (QFN32 and QFP32)            |                   | V <sub>IO</sub> < 3.3 V                                | GND-0.3 | V <sub>IO</sub> +2.5 | V    |
| Voltage on P2.0-P2.3 (QFN24 and QSOP24) or P3.0-P3.3 (QFN32 and QFP32) | V <sub>IN</sub>   |  | GND-0.3 | V <sub>DD</sub> +0.3 | V    |
| Total Current Sunk into Supply Pin                                     | I <sub>VDD</sub>  |  | _       | 200                  | mA   |
| Total Current Sourced out of Ground<br>Pin                             | I <sub>GND</sub>  |  | 200     | _                    | mA   |
| Current Sourced or Sunk by any I/O<br>Pin or RSTb                      | I <sub>IO</sub>   |  | -100    | 100                  | mA   |
| Operating Junction Temperature   | TJ                | T <sub>A</sub> = -40 °C to 85 °C                       | -40     | 105                  | °C   |
|  |                   | T <sub>A</sub> = -40 °C to 125 °C (I-grade parts only) | -40     | 130                  | °C   |

## Note:

- 1. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.

# 5. Typical Connection Diagrams

### 5.1 Power

Figure 5.1 Power Connection Diagram on page 33 shows a typical connection diagram for the power pins of the device.




Figure 5.1. Power Connection Diagram

| Pin<br>Number | Pin Name | Description       | Crossbar Capability | Additional Digital<br>Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 15            | P2.2     | Multifunction I/O | Yes                 | P2MAT.2                         | ADC0.15          |
|               |          |                   |                     | CLU2OUT                         | CMP1P.4          |
|               |          |                   |                     | CLU1A.15                        | CMP1N.4          |
|               |          |                   |                     | CLU2B.14                        |                  |
|               |          |                   |                     | CLU3A.14                        |                  |
| 16            | P2.1     | Multifunction I/O | Yes                 | P2MAT.1                         | ADC0.14          |
|               |          |                   |                     | I2C0_SCL                        | CMP1P.3          |
|               |          |                   |                     | CLU1B.14                        | CMP1N.3          |
|               |          |                   |                     | CLU2A.15                        |                  |
|               |          |                   |                     | CLU3B.15                        |                  |
| 17            | P2.0     | Multifunction I/O | Yes                 | P2MAT.0                         | CMP1P.2          |
|               |          |                   |                     | I2C0_SDA                        | CMP1N.2          |
|               |          |                   |                     | CLU1A.14                        |                  |
|               |          |                   |                     | CLU2A.14                        |                  |
|               |          |                   |                     | CLU3B.14                        |                  |
| 18            | P1.7     | Multifunction I/O | Yes                 | P1MAT.7                         | ADC0.13          |
|               |          |                   |                     | CLU0B.15                        | CMP0P.9          |
|               |          |                   |                     | CLU1B.13                        | CMP0N.9          |
|               |          |                   |                     | CLU2A.13                        |                  |
| 19            | P1.6     | Multifunction I/O | Yes                 | P1MAT.6                         | ADC0.12          |
|               |          |                   |                     | CLU0A.15                        |                  |
|               |          |                   |                     | CLU1B.12                        |                  |
|               |          |                   |                     | CLU2A.12                        |                  |
| 20            | P1.5     | Multifunction I/O | Yes                 | P1MAT.5                         | ADC0.11          |
|               |          |                   |                     | CLU0B.14                        |                  |
|               |          |                   |                     | CLU1A.13                        |                  |
|               |          |                   |                     | CLU2B.13                        |                  |
| 21            | P1.4     | Multifunction I/O | Yes                 | P1MAT.4                         | ADC0.10          |
|               |          |                   |                     | CLU0A.14                        |                  |
|               |          |                   |                     | CLU1A.12                        |                  |
|               |          |                   |                     | CLU2B.12                        |                  |
| 22            | P1.3     | Multifunction I/O | Yes                 | P1MAT.3                         | ADC0.9           |
|               |          |                   |                     | CLU0B.13                        |                  |
|               |          |                   |                     | CLU1B.11                        |                  |
|               |          |                   |                     | CLU2B.11                        |                  |
|               |          |                   |                     | CLU3A.13                        |                  |

| Pin<br>Number | Pin Name | Description       | Crossbar Capability | Additional Digital<br>Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 29            | P0.4     | Multifunction I/O | Yes                 | P0MAT.4                         | ADC0.2           |
|               |          |                   |                     | INT0.4                          | CMP0P.2          |
|               |          |                   |                     | INT1.4                          | CMP0N.2          |
|               |          |                   |                     | UART0_TX                        |                  |
|               |          |                   |                     | CLU0A.10                        |                  |
|               |          |                   |                     | CLU1A.8                         |                  |
|               |          |                   |                     | CLU3B.10                        |                  |
| 30            | P0.3     | Multifunction I/O | Yes                 | P0MAT.3                         | XTAL2            |
|               |          |                   |                     | EXTCLK                          |                  |
|               |          |                   |                     | INT0.3                          |                  |
|               |          |                   |                     | INT1.3                          |                  |
|               |          |                   |                     | CLU0B.9                         |                  |
|               |          |                   |                     | CLU2B.9                         |                  |
|               |          |                   |                     | CLU3A.9                         |                  |
| 31            | P0.2     | Multifunction I/O | Yes                 | P0MAT.2                         | XTAL1            |
|               |          |                   |                     | INT0.2                          | ADC0.1           |
|               |          |                   |                     | INT1.2                          | CMP0P.1          |
|               |          |                   |                     | CLU0OUT                         | CMP0N.1          |
|               |          |                   |                     | CLU0A.9                         |                  |
|               |          |                   |                     | CLU2B.8                         |                  |
|               |          |                   |                     | CLU3A.8                         |                  |
| 32            | P0.1     | Multifunction I/O | Yes                 | P0MAT.1                         | ADC0.0           |
|               |          |                   |                     | INT0.1                          | CMP0P.0          |
|               |          |                   |                     | INT1.1                          | CMP0N.0          |
|               |          |                   |                     | CLU0B.8                         | AGND             |
|               |          |                   |                     | CLU2A.9                         |                  |
|               |          |                   |                     | CLU3B.9                         |                  |
| Center        | GND      | Ground            |                     |                                 |                  |

| Pin    | Pin Name | Description         | Crossbar Capability | Additional Digital Functions | Analog Functions |
|--------|----------|---------------------|---------------------|------------------------------|------------------|
| Number |          |                     |                     | Tunctions                    |                  |
| 6      | P3.7 /   | Multifunction I/O / |                     |                              |                  |
|        | C2D      | C2 Debug Data       |                     |                              |                  |
| 7      | P3.3     | Multifunction I/O   |                     |                              | DAC3             |
| 8      | P3.2     | Multifunction I/O   |                     |                              | DAC2             |
| 9      | P3.1     | Multifunction I/O   |                     |                              | DAC1             |
| 10     | P3.0     | Multifunction I/O   |                     |                              | DAC0             |
| 11     | P2.6     | Multifunction I/O   |                     |                              | ADC0.19          |
|        |          |                     |                     |                              | CMP1P.8          |
|        |          |                     |                     |                              | CMP1N.8          |
| 12     | P2.5     | Multifunction I/O   |                     | CLU3OUT                      | ADC0.18          |
|        |          |                     |                     |                              | CMP1P.7          |
|        |          |                     |                     |                              | CMP1N.7          |
| 13     | P2.4     | Multifunction I/O   |                     |                              | ADC0.17          |
|        |          |                     |                     |                              | CMP1P.6          |
|        |          |                     |                     |                              | CMP1N.6          |
| 14     | P2.3     | Multifunction I/O   | Yes                 | P2MAT.3                      | ADC0.16          |
|        |          |                     |                     | CLU1B.15                     | CMP1P.5          |
|        |          |                     |                     | CLU2B.15                     | CMP1N.5          |
|        |          |                     |                     | CLU3A.15                     |                  |
| 15     | P2.2     | Multifunction I/O   | Yes                 | P2MAT.2                      | ADC0.15          |
|        |          |                     |                     | CLU2OUT                      | CMP1P.4          |
|        |          |                     |                     | CLU1A.15                     | CMP1N.4          |
|        |          |                     |                     | CLU2B.14                     |                  |
|        |          |                     |                     | CLU3A.14                     |                  |
| 16     | P2.1     | Multifunction I/O   | Yes                 | P2MAT.1                      | ADC0.14          |
|        |          |                     |                     | 12C0_SCL                     | CMP1P.3          |
|        |          |                     |                     | CLU1B.14                     | CMP1N.3          |
|        |          |                     |                     | CLU2A.15                     |                  |
|        |          |                     |                     | CLU3B.15                     |                  |
| 17     | P2.0     | Multifunction I/O   | Yes                 | P2MAT.0                      | CMP1P.2          |
|        |          |                     |                     | I2C0_SDA                     | CMP1N.2          |
|        |          |                     |                     | CLU1A.14                     |                  |
|        |          |                     |                     | CLU2A.14                     |                  |
|        |          |                     |                     | CLU3B.14                     |                  |

| Pin<br>Number | Pin Name | Description       | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|------------------------------|------------------|
| 30            | P0.3     | Multifunction I/O | Yes                 | P0MAT.3                      | XTAL2            |
|               |          |                   |                     | EXTCLK                       |                  |
|               |          |                   |                     | INT0.3                       |                  |
|               |          |                   |                     | INT1.3                       |                  |
|               |          |                   |                     | CLU0B.9                      |                  |
|               |          |                   |                     | CLU2B.9                      |                  |
|               |          |                   |                     | CLU3A.9                      |                  |
| 31            | P0.2     | Multifunction I/O | Yes                 | P0MAT.2                      | XTAL1            |
|               |          |                   |                     | INT0.2                       | ADC0.1           |
|               |          |                   |                     | INT1.2                       | CMP0P.1          |
|               |          |                   |                     | CLU0OUT                      | CMP0N.1          |
|               |          |                   |                     | CLU0A.9                      |                  |
|               |          |                   |                     | CLU2B.8                      |                  |
|               |          |                   |                     | CLU3A.8                      |                  |
| 32            | P0.1     | Multifunction I/O | Yes                 | P0MAT.1                      | ADC0.0           |
|               |          |                   |                     | INT0.1                       | CMP0P.0          |
|               |          |                   |                     | INT1.1                       | CMP0N.0          |
|               |          |                   |                     | CLU0B.8                      | AGND             |
|               |          |                   |                     | CLU2A.9                      |                  |
|               |          |                   |                     | CLU3B.9                      |                  |

## 7.2 QFN32 PCB Land Pattern




Figure 7.2. QFN32 PCB Land Pattern Drawing

Table 7.2. QFN32 PCB Land Pattern Dimensions

| Dimension | Min | Max  |
|-----------|-----|------|
| C1        | _   | 4.10 |
| C2        | _   | 4.10 |
| X1        | _   | 0.2  |
| X2        | _   | 3.0  |
| Y1        | _   | 0.7  |
| Y2        | _   | 3.0  |
| е         | _   | 0.4  |

| Dimension | Min  | Тур  | Max |  |
|-----------|------|------|-----|--|
| aaa       | 0.20 |      |     |  |
| bbb       | 0.20 |      |     |  |
| ccc       | 0.10 |      |     |  |
| ddd       | 0.20 |      |     |  |
| theta     | 0°   | 3.5° | 7°  |  |

## Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MS-026.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 8.3 QFP32 Package Marking




Figure 8.3. QFP32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

Dimension Min Max

#### Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-SM-782 guidelines.
- 4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
- 5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 6. The stencil thickness should be 0.125 mm (5 mils).
- 7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 8. A 2 x 1 array of 0.7 mm x 1.6 mm openings on a 0.9 mm pitch should be used for the center pad.
- 9. A No-Clean, Type-3 solder paste is recommended.
- 10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

### 9.3 QFN24 Package Marking




Figure 9.3. QFN24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

# 10. QSOP24 Package Specifications

## 10.1 QSOP24 Package Dimensions




Figure 10.1. QSOP24 Package Drawing

Table 10.1. QSOP24 Package Dimensions

| Dimension | Min       | Тур | Max  |
|-----------|-----------|-----|------|
| Α         | _         | _   | 1.75 |
| A1        | 0.10      | _   | 0.25 |
| b         | 0.20      | _   | 0.30 |
| С         | 0.10      | _   | 0.25 |
| D         | 8.65 BSC  |     |      |
| Е         | 6.00 BSC  |     |      |
| E1        | 3.90 BSC  |     |      |
| е         | 0.635 BSC |     |      |
| L         | 0.40      | _   | 1.27 |
| theta     | 0°        | _   | 8°   |


## 10.3 QSOP24 Package Marking



Figure 10.3. QSOP24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).











community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701