# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Not For New Designs
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I <sup>2</sup> C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 13x10/12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-SSOP (0.154", 3.90mm Width)
Supplier Device Package	24-QSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f16g-b-qsop24r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3. System Overview

## 3.1 Introduction




Figure 3.1. Detailed EFM8BB3 Block Diagram

## 3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- · Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 49 MHz internal oscillator (HFOSC1), accurate to ±2% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External RC, CMOS, and high-frequency crystal clock options (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
  - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
  - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

### 3.5 Counters/Timers and PWM

## Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- · Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- · Capture on rising, falling or any edge
- Compare function for arbitrary waveform generation
- · Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0 or comparator 1

# Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- · Clock sources for all timers include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8
- · LFOSC0 divided by 8 may be used to clock Timer 3 and Timer 4 in active or suspend/snooze power modes
- Timer 4 is a low-power wake source, and can be chained together with Timer 3
- 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- · External pin capture
- LFOSC0 capture
- Comparator 0 capture
- Configurable Logic output capture

## Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- · Programmable timeout interval
- · Runs from the low-frequency oscillator
- · Lock-out feature to prevent any modification until a system reset

### 3.6 Communications and Other Digital Peripherals

### Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions.
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 8- or 9-bit data.
- Automatic start and stop generation.
- · Single-byte FIFO on transmit and receive.

#### 3.10 Bootloader

All devices come pre-programmed with a UART0 bootloader. This bootloader resides in the code security page, which is the last page of code flash; it can be erased if it is not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio by using the [Application Notes] tile.




Figure 3.2. Flash Memory Map with Bootloader - 62.5 KB Devices

Bootloader	Pins for Bootload Communication
UART	TX – P0.4
	RX – P0.5

Device Package	Pin for Bootload Mode Entry
QFN32	P3.7 / C2D
QFP32	P3.7 / C2D
QFN24	P3.0 / C2D
QSOP24	P3.0 / C2D

# Table 3.3. Summary of Pins for Bootload Mode Entry

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off.	I <sub>DD</sub>		_	120	740	μA
Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off.	I <sub>DD</sub>		_	0.2	4.5	μA
Analog Peripheral Supply Curren	ts (-40 °C to	o +125 °C)			1	1
High-Frequency Oscillator 0	I <sub>HFOSC0</sub>	Operating at 24.5 MHz, T <sub>A</sub> = 25 °C	_	120	135	μA
High-Frequency Oscillator 1	I <sub>HFOSC1</sub>	Operating at 49 MHz, T <sub>A</sub> = 25 °C	_	770	1200	μA
Low-Frequency Oscillator	I <sub>LFOSC</sub>	Operating at 80 kHz, T <sub>A</sub> = 25 °C	_	3.7	6	μA
ADC0 <sup>4</sup>	I <sub>ADC</sub>	High Speed Mode 1 Msps, 10-bit conversions Normal bias settings V <sub>DD</sub> = 3.0 V	_	1210	1600	μA
		Low Power Mode 350 ksps, 12-bit conversions Low power bias settings V <sub>DD</sub> = 3.0 V	-	415	560	μA
Internal ADC0 Reference <sup>5</sup>	I <sub>VREFFS</sub>	High Speed Mode	_	700	790	μA
		Low Power Mode		170	210	μA
On-chip Precision Reference	I <sub>VREFP</sub>		—	75	_	μA
Temperature Sensor	I <sub>TSENSE</sub>		—	68	120	μA
Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3) <sup>6</sup>	I <sub>DAC</sub>		-	125	_	μA
Comparators (CMP0, CMP1)	I <sub>CMP</sub>	CPMD = 11	_	0.5	_	μA
		CPMD = 10	—	3	_	μA
		CPMD = 01	_	10	_	μA
		CPMD = 00	—	25	_	μA
Comparator Reference	I <sub>CPREF</sub>		—	24	_	μA
Voltage Supply Monitor (VMON0)	I <sub>VMON</sub>		_	15	20	μA

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Note:						
	e. For example, where by the specified amount	$I_{DD}$ is specified and the mode is not m	nutually exclu	ısive, enablir	ng the function	ons increa-
2. Includes supply curr	rent from internal LDO r	regulator, supply monitor, and High Fre	equency Osc	cillator.		
3. Includes supply curr	rent from internal LDO r	regulator, supply monitor, and Low Fre	equency Osc	illator.		
4. ADC0 power exclud	les internal reference su	upply current.				
5. The internal referen depend on sampling		d when operating the ADC in low pow	ver mode. To	tal ADC + R	eference cur	rent will
0.000		nd not including external load on pin.				

# 4.1.3 Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
VDD Supply Monitor Threshold	V <sub>VDDM</sub>		1.95	2.05	2.15	V
Power-On Reset (POR) Threshold	V <sub>POR</sub>	Rising Voltage on VDD	_	1.4	_	V
		Falling Voltage on VDD	0.75	—	1.36	V
VDD Ramp Time	t <sub>RMP</sub>	Time to V <sub>DD</sub> > 2.2 V	10	_	_	μs
Reset Delay from POR	t <sub>POR</sub>	Relative to V <sub>DD</sub> > V <sub>POR</sub>	3	10	31	ms
Reset Delay from non-POR source	t <sub>RST</sub>	Time between release of reset source and code execution	_	50	_	μs
RST Low Time to Generate Reset	t <sub>RSTL</sub>		15	_	_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t <sub>MCD</sub>	F <sub>SYSCLK</sub> >1 MHz	_	0.625	1.2	ms
Missing Clock Detector Trigger Frequency	F <sub>MCD</sub>		_	7.5	13.5	kHz
VDD Supply Monitor Turn-On Time	t <sub>MON</sub>		-	2	—	μs

# Table 4.3. Reset and Supply Monitor

# 4.1.8 Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f <sub>XTAL</sub>		0.02	_	25	MHz
Crystal Drive Current	I <sub>XTAL</sub>	XFCN = 0	_	0.5	_	μA
		XFCN = 1	_	1.5	—	μA
		XFCN = 2	_	4.8	—	μA
		XFCN = 3	_	14	_	μA
		XFCN = 4	_	40	—	μA
		XFCN = 5	_	120	_	μA
		XFCN = 6	_	550	_	μA
		XFCN = 7	_	2.6	-	mA

# Table 4.8. Crystal Oscillator

## 4.1.13 Comparators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CPMD = 00	t <sub>RESP0</sub>	+100 mV Differential	_	100	_	ns
(Highest Speed)		-100 mV Differential	_	150	_	ns
Response Time, CPMD = 11 (Low-	t <sub>RESP3</sub>	+100 mV Differential	_	1.5	_	μs
est Power)		-100 mV Differential	_	3.5	_	μs
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00	_	0.4	_	mV
Mode 0 (CPMD = 00)		CPHYP = 01	_	8	_	mV
		CPHYP = 10	_	16	_	mV
		CPHYP = 11	_	32	_	mV
Negative Hysteresis	HYS <sub>CP-</sub>	CPHYN = 00	_	-0.4	_	mV
Mode 0 (CPMD = 00)		CPHYN = 01	_	-8	_	mV
		CPHYN = 10	_	-16	_	mV
		CPHYN = 11	_	-32	_	mV
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00	_	0.5	_	mV
Mode 1 (CPMD = 01)		CPHYP = 01	—	6	_	mV
		CPHYP = 10	_	12	_	mV
		CPHYP = 11	_	24	_	mV
Negative Hysteresis	HYS <sub>CP-</sub>	CPHYN = 00	—	-0.5	_	mV
Mode 1 (CPMD = 01)		CPHYN = 01	_	-6	_	mV
		CPHYN = 10	—	-12	_	mV
		CPHYN = 11	—	-24	_	mV
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00	_	0.7	_	mV
Mode 2 (CPMD = 10)		CPHYP = 01	_	4.5	_	mV
		CPHYP = 10	_	9	_	mV
		CPHYP = 11	_	18	_	mV
Negative Hysteresis	HYS <sub>CP-</sub>	CPHYN = 00	_	-0.6	_	mV
Mode 2 (CPMD = 10)		CPHYN = 01	_	-4.5	_	mV
		CPHYN = 10	_	-9	_	mV
		CPHYN = 11	_	-18	_	mV
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00	_	1.5	_	mV
Mode 3 (CPMD = 11)		CPHYP = 01		4	_	mV
		CPHYP = 10	_	8	_	mV
		CPHYP = 11		16	_	mV

## Table 4.13. Comparators

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
29	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	
30	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	
31	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
32	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	
Center	GND	Ground			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
19	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU1OUT	CMP1P.1
				CLU0B.11	CMP1N.1
				CLU1B.9	
				CLU3A.11	
20	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	CMP1P.0
				CLU0A.11	CMP1N.0
				CLU1B.8	
				CLU3A.10	
21	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	
22	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	
23	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	




Figure 6.4. EFM8BB3x-QSOP24 Pinout

Table 6.4.	Pin Definitions	for EFM8BB3x-QSOP24
------------	-----------------	---------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
24	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	

#### 8.2 QFP32 PCB Land Pattern




Figure 8.2. QFP32 PCB Land Pattern Drawing

Table 8.2.	QFP32 PCB Land Pattern Dimension	s
------------	----------------------------------	---

Dimension	Min	Мах
C1	8.40	8.50
C2	8.40	8.50
E	0.80	BSC
X1	0.	55
Y1	1.5	

#### Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

## 9.2 QFN24 PCB Land Pattern




Figure 9.2. QFN24 PCB Land Pattern Drawing

# Table 9.2. QFN24 PCB Land Pattern Dimensions

Dimension	Min	Мах
C1	3.	00
C2	3.	00
е	0.4	REF
X1	0.20	
X2	1.80	
Y1	0.80	
Y2 1.80		80
Y3	0.4	
f	2.50 REF	
с	0.25	0.35

Dimension	Min	Мах	
Note:			
1. All dimensions shown are in millimeters	(mm) unless otherwise noted.		
2. Dimensioning and Tolerancing is per the	ANSI Y14.5M-1994 specification.		
3. This Land Pattern Design is based on the IPC-SM-782 guidelines.			
4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.			
5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release			
6. The stencil thickness should be 0.125 mm (5 mils).			
7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.			
8. A 2 x 1 array of 0.7 mm x 1.6 mm openings on a 0.9 mm pitch should be used for the center pad.			
9. A No-Clean, Type-3 solder paste is recommended.			

10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 9.3 QFN24 Package Marking




Figure 9.3. QFN24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

Dimension	Min	Тур	Max
ааа		0.20	
bbb		0.18	
ссс		0.10	
ddd	0.10		

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-137, variation AE.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 11. Revision History

#### 11.1 Revision 1.01

October 21st, 2016

Updated Figure 2.1 EFM8BB3 Part Numbering on page 2 to include the I-grade description.

Updated QFN24 center pad stencil description.

#### 11.2 Revision 1.0

September 6th, 2016

Filled in all TBD values in 4. Electrical Specifications.

Added a note regarding which DACs are available to Table 2.1 Product Selection Guide on page 2.

Added specifications for 4.1.16 SMBus.

Added bootloader pinout information to 3.10 Bootloader.

Added CRC Calculation Time to 4.1.4 Flash Memory.

## 11.3 Revision 0.4

May 12th, 2016

Filled in TBD values for DAC Integral Nonlinearity in Table 4.12 DACs on page 26.

Added I-grade devices.

Adjusted the Total Current Sunk into Supply Pin and Total Current Sourced out of Ground Pin specifications in 4.3 Absolute Maximum Ratings.

Added Operating Junction Temperature specification to 4.3 Absolute Maximum Ratings.

## 11.4 Revision 0.3

February 10th, 2016

Added EFM8831F16G-A-QFN24 to Table 2.1 Product Selection Guide on page 2.

Updated Figure 5.2 Debug Connection Diagram on page 34 to move the pull-up resistor on C2D / RSTb to after the series resistor instead of before.

Added mention of the pre-programmed bootloader in 1. Feature List.

Added a reference to AN945: EFM8 Factory Bootloader User Guide in 3.10 Bootloader.

Updated all part numbers to revision B.

Adjusted C1, C2, X2, Y2, and Y1 maximums for 7.2 QFN32 PCB Land Pattern.

Adjusted package markings for QFN32 and QSOP24 packages.

Filled in TBD minimum and maximum values for DAC Differential Nonlinearity in Table 4.12 DACs on page 26.

#### 11.5 Revision 0.2

Added information on the bootloader to 3.10 Bootloader.

Updated some characterization TBD values.

#### 11.6 Revision 0.1

Initial release.

6.4 EFM8BB3x-QSOP24 Pin Definitions       5         7. QFN32 Package Specifications.       5         7.1 QFN32 Package Dimensions       5         7.2 QFN32 PCB Land Pattern       5         7.3 QFN32 Package Marking       5         8. QFP32 Package Dimensions       5         8.1 QFP32 Package Dimensions       5         8.2 QFP32 Package Dimensions       5         8.2 QFP32 Package Marking       6         8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications.       6         9.1 QFN24 Package Specifications.       6         9.2 QFN24 Package Marking       6         9.3 QFN24 Package Marking       6         9.3 QFN24 Package Marking       6         9.3 QFN24 Package Dimensions       6         9.3 QFN24 Package Marking       6         9.3 QFN24 Package Marking       6         10.1 QSOP24 Package Dimensions       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 PCB Land Pattern       6         10.3 QSOP24 Package Marking       7         11.1 Revision 1.01       7         11.2 Revision 0.10       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7		6.2 EFM8BB3x-QFP32 Pin Definitions	
7. QFN32 Package Specifications.       5         7.1 QFN32 Package Dimensions       5         7.2 QFN32 PCB Land Pattern       5         7.3 QFN32 Package Marking       5         8. QFP32 Package Specifications.       5         8. QFP32 Package Dimensions       5         8.1 QFP32 Package Dimensions       5         8.2 QFP32 PCB Land Pattern       6         8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications.       6         9. QFN24 Package Dimensions       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 Package Dimensions       6         9.3 QFN24 Package Marking       6         10.1 QSOP24 Package Dimensions       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 PCB Land Pattern       6         10.3 QSOP24 Package Marking       7         11. Revision 1.01       7         11.1 Revision 1.01       7         11.2 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.1       7		6.3 EFM8BB3x-QFN24 Pin Definitions	
7.1       QFN32 Package Dimensions       5         7.2       QFN32 PCB Land Pattern       5         7.3       QFN32 Package Marking       5         8.       QFP32 Package Specifications.       5         8.1       QFP32 Package Dimensions       5         8.2       QFP32 Package Dimensions       5         8.2       QFP32 Package Marking       6         8.3       QFP32 Package Marking       6         9.       QFN24 Package Specifications.       6         9.1       QFN24 Package Dimensions       6         9.2       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         9.3       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         10.1       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Dimensions       6         10.3       QSOP24 Package Marking       7         11.1       Revision 1.01       7         11.2       Revision 1.01       7         11.3       Revision 0.4       7         11.4       Revision 0.3       7         11.5       Revision 0.1       7    <		6.4 EFM8BB3x-QSOP24 Pin Definitions	
7.2       QFN32 PCB Land Pattern       5         7.3       QFN32 Package Marking       5         8.       QFP32 Package Specifications       5         8.1       QFP32 Package Dimensions       5         8.2       QFP32 PCB Land Pattern       6         8.3       QFP32 Package Marking       6         9.       QFN24 Package Specifications       6         9.1       QFN24 Package Dimensions       6         9.2       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         9.3       QFN24 Package Dimensions       6         9.3       QFN24 Package Dimensions       6         9.3       QFN24 Package Dimensions       6         10.1       QSOP24 Package Dimensions       6         10.1       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Marking       7         11.1       Revision 1.01       7         11.2       Revision 1.01       7         11.3       Revision 0.4       7         11.4       Revision 0.4       7         11.5       Revision 0.1       7         11.6       Revision 0.1       7   <	7.	7. QFN32 Package Specifications.	
7.3 QFN32 Package Marking       5         8. QFP32 Package Specifications       5         8.1 QFP32 Package Dimensions       5         8.2 QFP32 PCB Land Pattern       6         8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 PCB Land Pattern       6         9.3 QFN24 Package Marking       6         9.3 QFN24 Package Specifications       6         10. QSOP24 Package Specifications       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 Package Dimensions       6         10.3 QSOP24 Package Marking       7         11.1 Revision 1.01       7         11.2 Revision 1.01       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.2       7         11.6 Revision 0.1       7		7.1 QFN32 Package Dimensions	
8. QFP32 Package Specifications.       5         8.1 QFP32 Package Dimensions       5         8.2 QFP32 PCB Land Pattern       6         8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications.       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 PCB Land Pattern       6         9.3 QFN24 Package Specifications       6         9.3 QFN24 Package Specifications       6         10. QSOP24 Package Specifications       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 Package Dimensions       6         10.3 QSOP24 Package Marking       7         11.1 Revision 1.01       7         11.2 Revision 1.01       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.2       7         11.6 Revision 0.1       7		7.2 QFN32 PCB Land Pattern	
8.1       QFP32 Package Dimensions       5         8.2       QFP32 PCB Land Pattern       6         8.3       QFP32 Package Marking       6         9.       QFN24 Package Specifications.       6         9.1       QFN24 Package Dimensions       6         9.2       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         10.       QSOP24 Package Specifications       6         10.1       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Marking       7         11.1       Revision History.       7         11.1       Revision 1.01       7         11.2       Revision 0.4       7         11.3       Revision 0.3       7         11.4       Revision 0.3       7         11.5       Revision 0.1       7		7.3 QFN32 Package Marking	
8.1       QFP32 Package Dimensions       5         8.2       QFP32 PCB Land Pattern       6         8.3       QFP32 Package Marking       6         9.       QFN24 Package Specifications.       6         9.1       QFN24 Package Dimensions       6         9.2       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         10.       QSOP24 Package Specifications       6         10.1       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Marking       7         11.1       Revision History.       7         11.1       Revision 1.01       7         11.2       Revision 0.4       7         11.3       Revision 0.3       7         11.4       Revision 0.3       7         11.5       Revision 0.1       7	8.	8. QFP32 Package Specifications.	
8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications.       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 PCB Land Pattern       6         9.3 QFN24 Package Marking       6         10. QSOP24 Package Specifications       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 Package Dimensions       6         10.3 QSOP24 Package Marking       7         11.1 Revision History.       7         11.1 Revision 1.01       7         11.2 Revision 0.1       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.1       7         11.6 Revision 0.1       7			
9. QFN24 Package Specifications.       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 PCB Land Pattern       6         9.3 QFN24 Package Marking       6         10. QSOP24 Package Specifications       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 Package Dimensions       6         10.3 QSOP24 Package Marking       6         11.1 Revision History.       7         11.1 Revision 1.01       7         11.2 Revision 1.01       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.1       7         11.6 Revision 0.1       7		8.2 QFP32 PCB Land Pattern	
9.1       QFN24 Package Dimensions		8.3 QFP32 Package Marking	
9.1       QFN24 Package Dimensions	9.	9. QFN24 Package Specifications.	63
9.2 QFN24 PCB Land Pattern			
9.3 QFN24 Package Marking			
10.1 QSOP24 Package Dimensions			
10.1 QSOP24 Package Dimensions	10	10. QSOP24 Package Specifications	67
10.2 QSOP24 PCB Land Pattern			
11. Revision History.       .			
11. Revision History.       .		10.3 QSOP24 Package Marking	
11.1 Revision 1.01 </td <td>11</td> <td>11. Revision History.</td> <td></td>	11	11. Revision History.	
11.3 Revision 0.4 <td></td> <td></td> <td></td>			
11.3 Revision 0.4 <td></td> <td>11.2 Revision 1.0</td> <td></td>		11.2 Revision 1.0	
11.4 Revision 0.3 <td></td> <td></td> <td></td>			
11.6 Revision 0.1			
		11.5 Revision 0.2	
Table of Contents   7		11.6 Revision 0.1	
	Та	Table of Contents	

Silicon Labs



Simplicity Studio<sup>4</sup>

## **Simplicity Studio**

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







www.silabs.com/quality

Support and Community community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

# http://www.silabs.com