

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Not For New Designs |
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 50MHz |
| Connectivity | I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 20 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V |
| Data Converters | A/D 12x10/12b SAR; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-WFQFN Exposed Pad |
| Supplier Device Package | 24-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f32a-b-4qfn24r |

1. Feature List

The EFM8BB3 device family are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below.

- Core:
 - Pipelined CIP-51 Core
 - Fully compatible with standard 8051 instruction set
 - 70% of instructions execute in 1-2 clock cycles
 - 50 MHz maximum operating frequency
- Memory:
 - Up to 64 kB flash memory (63 kB user-accessible), in-system re-programmable from firmware in 512-byte sectors
 - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- Power:
 - Internal LDO regulator for CPU core voltage
 - Power-on reset circuit and brownout detectors
- I/O: Up to 29 total multifunction I/O pins:
 - Up to 25 pins 5 V tolerant under bias
 - Selectable state retention through reset events
 - Flexible peripheral crossbar for peripheral routing
 - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- Clock Sources:
 - Internal 49 MHz oscillator with accuracy of $\pm 2\%$
 - Internal 24.5 MHz oscillator with $\pm 2\%$ accuracy
 - Internal 80 kHz low-frequency oscillator
 - External CMOS clock option
 - External crystal/RC Oscillator (up to 25 MHz)
- Analog:
 - 12/10-Bit Analog-to-Digital Converter (ADC)
 - Internal temperature sensor
 - 4 x 12-Bit Digital-to-Analog Converters (DAC)
 - 2 x Low-current analog comparators with adjustable reference
- Communications and Digital Peripherals:
 - 2 x UART, up to 3 Mbaud
 - SPI™ Master / Slave, up to 12 Mbps
 - SMBus™/I2C™ Master / Slave, up to 400 kbps
 - I²C High-Speed Slave, up to 3.4 Mbps
 - 16-bit CRC unit, supporting automatic CRC of flash at 256-byte boundaries
 - 4 Configurable Logic Units
- Timers/Counters and PWM:
 - 6-channel programmable counter array (PCA) supporting PWM, capture/compare, and frequency output modes
 - 6 x 16-bit general-purpose timers
 - Independent watchdog timer, clocked from the low frequency oscillator
- On-Chip, Non-Intrusive Debugging
 - Full memory and register inspection
 - Four hardware breakpoints, single-stepping
- Pre-programmed UART bootloader
- Temperature range -40 to 85 °C or -40 to 125 °C

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8BB3 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Device operation is specified from 2.2 V up to a 3.6 V supply. Devices are AEC-Q100 qualified and available in 4x4 mm 32-pin QFN, 3x3 mm 24-pin QFN, 32-pin QFP, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

| Ordering Part Number | Flash Memory (kB) | RAM (Bytes) | Digital Port I/Os (Total) | Voltage DACs | ADC0 Channels | Comparator 0 Inputs | Comparator 1 Inputs | Pb-free (RoHS Compliant) | Temperature Range | Package |
|-----------------------|-------------------|-------------|---------------------------|----------------|---------------|---------------------|---------------------|--------------------------|-------------------|---------|
| EFM8BB31F64G-B-QSOP24 | 64 | 4352 | 21 | 4 | 13 | 6 | 7 | Yes | -40 to +85 °C | QSOP24 |
| EFM8BB31F32G-B-QFN32 | 32 | 2304 | 29 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +85 °C | QFN32 |
| EFM8BB31F32G-B-QFP32 | 32 | 2304 | 28 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +85 °C | QFP32 |
| EFM8BB31F32G-B-QFN24 | 32 | 2304 | 20 | 2 ¹ | 12 | 6 | 6 | Yes | -40 to +85 °C | QFN24 |
| EFM8BB31F32G-B-QSOP24 | 32 | 2304 | 21 | 2 ¹ | 13 | 6 | 7 | Yes | -40 to +85 °C | QSOP24 |
| EFM8BB31F16G-B-QFN32 | 16 | 2304 | 29 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +85 °C | QFN32 |
| EFM8BB31F16G-B-QFP32 | 16 | 2304 | 28 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +85 °C | QFP32 |
| EFM8BB31F16G-B-QFN24 | 16 | 2304 | 20 | 2 ¹ | 12 | 6 | 6 | Yes | -40 to +85 °C | QFN24 |
| EFM8BB31F16G-B-QSOP24 | 16 | 2304 | 21 | 2 ¹ | 13 | 6 | 7 | Yes | -40 to +85 °C | QSOP24 |
| EFM8BB31F64I-B-QFN32 | 64 | 4352 | 29 | 4 | 20 | 10 | 9 | Yes | -40 to +125 °C | QFN32 |
| EFM8BB31F64I-B-QFP32 | 64 | 4352 | 28 | 4 | 20 | 10 | 9 | Yes | -40 to +125 °C | QFP32 |
| EFM8BB31F64I-B-QFN24 | 64 | 4352 | 20 | 4 | 12 | 6 | 6 | Yes | -40 to +125 °C | QFN24 |
| EFM8BB31F64I-B-QSOP24 | 64 | 4352 | 21 | 4 | 13 | 6 | 7 | Yes | -40 to +125 °C | QSOP24 |
| EFM8BB31F32I-B-QFN32 | 32 | 2304 | 29 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +125 °C | QFN32 |
| EFM8BB31F32I-B-QFP32 | 32 | 2304 | 28 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +125 °C | QFP32 |
| EFM8BB31F32I-B-QFN24 | 32 | 2304 | 20 | 2 ¹ | 12 | 6 | 6 | Yes | -40 to +125 °C | QFN24 |
| EFM8BB31F32I-B-QSOP24 | 32 | 2304 | 21 | 2 ¹ | 13 | 6 | 7 | Yes | -40 to +125 °C | QSOP24 |
| EFM8BB31F16I-B-QFN32 | 16 | 2304 | 29 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +125 °C | QFN32 |
| EFM8BB31F16I-B-QFP32 | 16 | 2304 | 28 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +125 °C | QFP32 |
| EFM8BB31F16I-B-QFN24 | 16 | 2304 | 20 | 2 ¹ | 12 | 6 | 6 | Yes | -40 to +125 °C | QFN24 |
| EFM8BB31F16I-B-QSOP24 | 16 | 2304 | 21 | 2 ¹ | 13 | 6 | 7 | Yes | -40 to +125 °C | QSOP24 |

Note:

1. DAC0 and DAC1 are enabled on devices with 2 DACs available.

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to $\pm 2\%$ over supply and temperature corners.
- 49 MHz internal oscillator (HFOSC1), accurate to $\pm 2\%$ over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External RC, CMOS, and high-frequency crystal clock options (EXTCLK).
- Clock divider with eight settings for flexible clock scaling:
 - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
 - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- Capture on rising, falling or any edge
- Compare function for arbitrary waveform generation
- Software timer (internal compare) mode
- Can accept hardware “kill” signal from comparator 0 or comparator 1

Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- 8-bit auto-reload counter/timer mode
- 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- Clock sources for all timers include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8
- LFOSC0 divided by 8 may be used to clock Timer 3 and Timer 4 in active or suspend/snooze power modes
- Timer 4 is a low-power wake source, and can be chained together with Timer 3
- 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- External pin capture
- LFOSC0 capture
- Comparator 0 capture
- Configurable Logic output capture

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- Programmable timeout interval
- Runs from the low-frequency oscillator
- Lock-out feature to prevent any modification until a system reset

3.6 Communications and Other Digital Peripherals

Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- Asynchronous transmissions and receptions.
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 8- or 9-bit data.
- Automatic start and stop generation.
- Single-byte FIFO on transmit and receive.

4.1.2 Power Consumption

Table 4.2. Power Consumption

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-----------------|--|-----|------|------|------|
| Digital Core Supply Current (G-grade devices, -40 °C to +85 °C) | | | | | | |
| Normal Mode-Full speed with code executing from flash | I _{DD} | F _{SYSCLK} = 49 MHz (HFOSC1) ² | — | 5 | 14.4 | mA |
| | | F _{SYSCLK} = 24.5 MHz (HFOSC0) ² | — | 4.2 | 5 | mA |
| | | F _{SYSCLK} = 1.53 MHz (HFOSC0) ² | — | 625 | 820 | µA |
| | | F _{SYSCLK} = 80 kHz ³ | — | 155 | 310 | µA |
| Idle Mode-Core halted with peripherals running | I _{DD} | F _{SYSCLK} = 49 MHz (HFOSC1) ² | — | 3.8 | 11.8 | mA |
| | | F _{SYSCLK} = 24.5 MHz (HFOSC0) ² | — | 3.14 | 3.8 | mA |
| | | F _{SYSCLK} = 1.53 MHz (HFOSC0) ² | — | 520 | 725 | µA |
| | | F _{SYSCLK} = 80 kHz ³ | — | 135 | 315 | µA |
| Suspend Mode-Core halted and high frequency clocks stopped, Supply monitor off. | I _{DD} | LFO Running | — | 125 | 320 | µA |
| | | LFO Stopped | — | 120 | 300 | µA |
| Snooze Mode-Core halted and high frequency clocks stopped. Regulator in low-power state, Supply monitor off. | I _{DD} | LFO Running | — | 23 | 190 | µA |
| | | LFO Stopped | — | 19 | 186 | µA |
| Stop Mode—Core halted and all clocks stopped, Internal LDO On, Supply monitor off. | I _{DD} | | — | 120 | 300 | µA |
| Shutdown Mode—Core halted and all clocks stopped, Internal LDO Off, Supply monitor off. | I _{DD} | | — | 0.2 | 0.91 | µA |
| Digital Core Supply Current (I-grade devices, -40 °C to +125 °C) | | | | | | |
| Normal Mode-Full speed with code executing from flash | I _{DD} | F _{SYSCLK} = 49 MHz (HFOSC1) ² | — | 5 | 14.4 | mA |
| | | F _{SYSCLK} = 24.5 MHz (HFOSC0) ² | — | 4.2 | 5.2 | mA |
| | | F _{SYSCLK} = 1.53 MHz (HFOSC0) ² | — | 625 | 1280 | µA |
| | | F _{SYSCLK} = 80 kHz ³ | — | 155 | 765 | µA |
| Idle Mode-Core halted with peripherals running | I _{DD} | F _{SYSCLK} = 49 MHz (HFOSC1) ² | — | 3.8 | 11.8 | mA |
| | | F _{SYSCLK} = 24.5 MHz (HFOSC0) ² | — | 3.14 | 4.1 | mA |
| | | F _{SYSCLK} = 1.53 MHz (HFOSC0) ² | — | 520 | 1175 | µA |
| | | F _{SYSCLK} = 80 kHz ³ | — | 135 | 750 | µA |
| Suspend Mode-Core halted and high frequency clocks stopped, Supply monitor off. | I _{DD} | LFO Running | — | 125 | 775 | µA |
| | | LFO Stopped | — | 120 | 755 | µA |
| Snooze Mode-Core halted and high frequency clocks stopped. Regulator in low-power state, Supply monitor off. | I _{DD} | LFO Running | — | 23 | 615 | µA |
| | | LFO Stopped | — | 19 | 610 | µA |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|--------|----------------|-----|-----|-----|------|
| Note: | | | | | | |
| 1. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount. | | | | | | |
| 2. Includes supply current from internal LDO regulator, supply monitor, and High Frequency Oscillator. | | | | | | |
| 3. Includes supply current from internal LDO regulator, supply monitor, and Low Frequency Oscillator. | | | | | | |
| 4. ADC0 power excludes internal reference supply current. | | | | | | |
| 5. The internal reference is enabled as-needed when operating the ADC in low power mode. Total ADC + Reference current will depend on sampling rate. | | | | | | |
| 6. DAC supply current for each enabled DA and not including external load on pin. | | | | | | |

4.1.3 Reset and Supply Monitor

Table 4.3. Reset and Supply Monitor

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|------------|---|------|-------|------|---------|
| VDD Supply Monitor Threshold | V_{VDDM} | | 1.95 | 2.05 | 2.15 | V |
| Power-On Reset (POR) Threshold | V_{POR} | Rising Voltage on VDD | — | 1.4 | — | V |
| | | Falling Voltage on VDD | 0.75 | — | 1.36 | V |
| VDD Ramp Time | t_{RMP} | Time to $V_{DD} > 2.2$ V | 10 | — | — | μ s |
| Reset Delay from POR | t_{POR} | Relative to $V_{DD} > V_{POR}$ | 3 | 10 | 31 | ms |
| Reset Delay from non-POR source | t_{RST} | Time between release of reset source and code execution | — | 50 | — | μ s |
| RST Low Time to Generate Reset | t_{RSTL} | | 15 | — | — | μ s |
| Missing Clock Detector Response Time (final rising edge to reset) | t_{MCD} | $F_{SYSCLK} > 1$ MHz | — | 0.625 | 1.2 | ms |
| Missing Clock Detector Trigger Frequency | F_{MCD} | | — | 7.5 | 13.5 | kHz |
| VDD Supply Monitor Turn-On Time | t_{MON} | | — | 2 | — | μ s |

4.1.8 Crystal Oscillator

Table 4.8. Crystal Oscillator

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|-----------------------|------------|----------------|------|-----|-----|---------|
| Crystal Frequency | f_{XTAL} | | 0.02 | — | 25 | MHz |
| Crystal Drive Current | I_{XTAL} | XFCN = 0 | — | 0.5 | — | μ A |
| | | XFCN = 1 | — | 1.5 | — | μ A |
| | | XFCN = 2 | — | 4.8 | — | μ A |
| | | XFCN = 3 | — | 14 | — | μ A |
| | | XFCN = 4 | — | 40 | — | μ A |
| | | XFCN = 5 | — | 120 | — | μ A |
| | | XFCN = 6 | — | 550 | — | μ A |
| | | XFCN = 7 | — | 2.6 | — | mA |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|-------------------|--|-------|------------|------|--------|
| Integral Nonlinearity | INL | 12 Bit Mode | -1.9 | -0.35 / +1 | 1.9 | LSB |
| | | 10 Bit Mode | -0.6 | ±0.2 | 0.6 | LSB |
| | | T _A = -40 °C to 85 °C | | | | |
| Differential Nonlinearity (Guaranteed Monotonic) | DNL | 12 Bit Mode | -0.9 | ±0.3 | 0.9 | LSB |
| | | 12 Bit Mode | -1.02 | ±0.3 | 1.02 | LSB |
| | | T _A = -40 °C to 125 °C (I-grade parts only) | | | | |
| Offset Error ³ | E _{OFF} | 10 Bit Mode | -0.7 | ±0.2 | 0.7 | LSB |
| | | T _A = -40 °C to 125 °C (I-grade parts only) | | | | |
| | | 12 Bit Mode | -2 | 0 | 2 | LSB |
| | | T _A = -40 °C to 85 °C | | | | |
| Offset Temperature Coefficient | TC _{OFF} | 12 Bit Mode | -3 | 0 | 3 | LSB |
| | | T _A = -40 °C to 125 °C (I-grade parts only) | | | | |
| | | 10 Bit Mode | -1 | 0 | 1 | LSB |
| Slope Error | E _M | 10 Bit Mode | -1 | 0 | 1.3 | LSB |
| | | T _A = -40 °C to 125 °C (I-grade parts only) | | | | |
| | | 12 Bit Mode | — | 0.011 | — | LSB/°C |
| Signal-to-Noise | SNR | 12 Bit Mode | -2.5 | — | 2.5 | LSB |
| | | T _A = -40 °C to 85 °C | | | | |
| | | 12 Bit Mode | -2.6 | — | 2.6 | LSB |
| Signal-to-Noise Plus Distortion | SNDR | 10 Bit Mode | -1.1 | — | 1.1 | LSB |
| | | T _A = -40 °C to 85 °C | | | | |
| | | 12 Bit Mode | — | — | — | — |
| Total Harmonic Distortion (Up to 5th Harmonic) | THD | 12 Bit Mode | — | -72 | — | dB |
| | | 10 Bit Mode | — | -69 | — | dB |
| Spurious-Free Dynamic Range | SFDR | 12 Bit Mode | — | 74 | — | dB |
| | | 10 Bit Mode | — | 71 | — | dB |
| Dynamic Performance 10 kHz Sine Wave Input 1 dB below full scale, Max throughput, using AGND pin | | | | | | |
| Signal-to-Noise | SNR | 12 Bit Mode | 64 | 68 | — | dB |
| | | 10 Bit Mode | 59 | 61 | — | dB |
| Signal-to-Noise Plus Distortion | SNDR | 12 Bit Mode | 64 | 68 | — | dB |
| | | 10 Bit Mode | 59 | 61 | — | dB |
| Total Harmonic Distortion (Up to 5th Harmonic) | THD | 12 Bit Mode | — | -72 | — | dB |
| | | 10 Bit Mode | — | -69 | — | dB |
| Spurious-Free Dynamic Range | SFDR | 12 Bit Mode | — | 74 | — | dB |
| | | 10 Bit Mode | — | 71 | — | dB |

4.1.12 DACs

Table 4.12. DACs

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|--|--|-------|--------------|-----------------|----------------------------|
| Resolution | N_{bits} | | | 12 | | Bits |
| Throughput Rate | f_S | | — | — | 200 | kSPS |
| Integral Nonlinearity | INL | DAC0 and DAC2 $T_A = -40\text{ }^\circ\text{C}$ to $125\text{ }^\circ\text{C}$ (I-grade parts only) | -11.5 | -1.77 / 1.56 | 11.5 | LSB |
| | | DAC0 and DAC3 $T_A = -40\text{ }^\circ\text{C}$ to $125\text{ }^\circ\text{C}$ (I-grade parts only) | -13.5 | -2.73 / 1.11 | 13.5 | LSB |
| Differential Nonlinearity | DNL | | -1 | — | 1 | LSB |
| Output Noise | $V_{\text{REF}} = 2.4\text{ V}$ $f_S = 0.1\text{ Hz}$ to 300 kHz | | — | 110 | — | μV_{RMS} |
| Slew Rate | SLEW | | — | ± 1 | — | $\text{V}/\mu\text{s}$ |
| Output Settling Time to 1% Full-scale | t_{SETTLE} | V_{OUT} change between 25% and 75% Full Scale | — | 2.6 | 5 | μs |
| Power-on Time | t_{PWR} | | — | — | 10 | μs |
| Voltage Reference Range | V_{REF} | | 1.15 | — | V_{DD} | V |
| Power Supply Rejection Ratio | PSRR | DC, $V_{\text{OUT}} = 50\%$ Full Scale | — | 78 | — | dB |
| Total Harmonic Distortion | THD | $V_{\text{OUT}} = 10\text{ kHz}$ sine wave, 10% to 90% | 54 | — | — | dB |
| Offset Error | E_{OFF} | $V_{\text{REF}} = 2.4\text{ V}$ | -8 | 0 | 8 | LSB |
| Full-Scale Error | E_{FS} | $V_{\text{REF}} = 2.4\text{ V}$ | -13 | ± 5 | 13 | LSB |
| External Load Impedance | R_{LOAD} | | 2 | — | — | $\text{k}\Omega$ |
| External Load Capacitance ¹ | C_{LOAD} | | — | — | 100 | pF |

Note:

1. No minimum external load capacitance is required. However, under low loading conditions, it is possible for the DAC output to glitch during start-up. If smooth start-up is required, the minimum loading capacitance at the pin should be a minimum of 10 pF.

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|--------------------|------------------------|-------|------|-----------------------|------|
| Negative Hysteresis Mode 3 (CPMD = 11) | HYS _{CP-} | CPHYN = 00 | — | -1.5 | — | mV |
| | | CPHYN = 01 | — | -4 | — | mV |
| | | CPHYN = 10 | — | -8 | — | mV |
| | | CPHYN = 11 | — | -16 | — | mV |
| Input Range (CP+ or CP-) | V _{IN} | | -0.25 | — | V _{IO} +0.25 | V |
| Input Pin Capacitance | C _{CP} | | — | 7.5 | — | pF |
| Internal Reference DAC Resolution | N _{bits} | | 6 | | | bits |
| Common-Mode Rejection Ratio | CMRR _{CP} | | — | 70 | — | dB |
| Power Supply Rejection Ratio | PSRR _{CP} | | — | 72 | — | dB |
| Input Offset Voltage | V _{OFF} | T _A = 25 °C | -10 | 0 | 10 | mV |
| Input Offset Tempco | TC _{OFF} | | — | 3.5 | — | μV/° |

4.1.14 Configurable Logic

Table 4.14. Configurable Logic

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--------------------|------------------|--|-----|-----|-------|------|
| Propagation Delay | t _{DLY} | Through single CLU Using an external pin | — | — | 35.3 | ns |
| | | Through single CLU Using an internal connection | — | 3 | — | ns |
| Clocking Frequency | F _{CLK} | 1 or 2 CLUs Cascaded | — | — | 73.5 | MHz |
| | | 3 or 4 CLUs Cascaded | — | — | 36.75 | MHz |

Table 4.17. SMBus Peripheral Timing Formulas (Master Mode)

| Parameter | Symbol | Clocks |
|---|--------------|---------------|
| SMBus Operating Frequency | f_{SMB} | $f_{CSO} / 3$ |
| Bus Free Time Between STOP and START Conditions | t_{BUF} | $2 / f_{CSO}$ |
| Hold Time After (Repeated) START Condition | $t_{HD:STA}$ | $1 / f_{CSO}$ |
| Repeated START Condition Setup Time | $t_{SU:STA}$ | $2 / f_{CSO}$ |
| STOP Condition Setup Time | $t_{SU:STO}$ | $2 / f_{CSO}$ |
| Clock Low Period | t_{LOW} | $1 / f_{CSO}$ |
| Clock High Period | t_{HIGH} | $2 / f_{CSO}$ |

Note:

1. f_{CSO} is the SMBus peripheral clock source overflow frequency.




Figure 4.1. SMBus Peripheral Timing Diagram (Master Mode)

4.2 Thermal Conditions

Table 4.18. Thermal Conditions

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--------------------|---------------|-----------------|-----|-----|-----|------|
| Thermal Resistance | θ_{JA} | QFN24 Packages | — | 30 | — | °C/W |
| | | QFN32 Packages | — | 26 | — | °C/W |
| | | QFP32 Packages | — | 80 | — | °C/W |
| | | QSOP24 Packages | — | 65 | — | °C/W |

Note:

1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

5. Typical Connection Diagrams

5.1 Power

Figure 5.1 Power Connection Diagram on page 33 shows a typical connection diagram for the power pins of the device.




Figure 5.1. Power Connection Diagram

6. Pin Definitions

6.1 EFM8BB3x-QFN32 Pin Definitions




Figure 6.1. EFM8BB3x-QFN32 Pinout

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|---------------|--------------------------------------|---------------------|---|-------------------------------|
| 6 | P3.7 / C2D | Multifunction I/O / C2 Debug Data | | | |
| 7 | P3.3 | Multifunction I/O | | | DAC3 |
| 8 | P3.2 | Multifunction I/O | | | DAC2 |
| 9 | P3.1 | Multifunction I/O | | | DAC1 |
| 10 | P3.0 | Multifunction I/O | | | DAC0 |
| 11 | P2.6 | Multifunction I/O | | | ADC0.19 CMP1P.8 CMP1N.8 |
| 12 | P2.5 | Multifunction I/O | | CLU3OUT | ADC0.18 CMP1P.7 CMP1N.7 |
| 13 | P2.4 | Multifunction I/O | | | ADC0.17 CMP1P.6 CMP1N.6 |
| 14 | P2.3 | Multifunction I/O | Yes | P2MAT.3 CLU1B.15 CLU2B.15 CLU3A.15 | ADC0.16 CMP1P.5 CMP1N.5 |
| 15 | P2.2 | Multifunction I/O | Yes | P2MAT.2 CLU2OUT CLU1A.15 CLU2B.14 CLU3A.14 | ADC0.15 CMP1P.4 CMP1N.4 |
| 16 | P2.1 | Multifunction I/O | Yes | P2MAT.1 I2C0_SCL CLU1B.14 CLU2A.15 CLU3B.15 | ADC0.14 CMP1P.3 CMP1N.3 |
| 17 | P2.0 | Multifunction I/O | Yes | P2MAT.0 I2C0_SDA CLU1A.14 CLU2A.14 CLU3B.14 | CMP1P.2 CMP1N.2 |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|---|-------------------------------|
| 18 | P1.7 | Multifunction I/O | Yes | P1MAT.7 CLU0B.15 CLU1B.13 CLU2A.13 | ADC0.13 CMP0P.9 CMP0N.9 |
| 19 | P1.6 | Multifunction I/O | Yes | P1MAT.6 CLU0A.15 CLU1B.12 CLU2A.12 | ADC0.12 |
| 20 | P1.5 | Multifunction I/O | Yes | P1MAT.5 CLU0B.14 CLU1A.13 CLU2B.13 | ADC0.11 |
| 21 | P1.4 | Multifunction I/O | Yes | P1MAT.4 CLU0A.14 CLU1A.12 CLU2B.12 | ADC0.10 |
| 22 | P1.3 | Multifunction I/O | Yes | P1MAT.3 CLU0B.13 CLU1B.11 CLU2B.11 CLU3A.13 | ADC0.9 |
| 23 | P1.2 | Multifunction I/O | Yes | P1MAT.2 CLU0A.13 CLU1A.11 CLU2B.10 CLU3A.12 | ADC0.8 CMP0P.8 CMP0N.8 |
| 24 | P1.1 | Multifunction I/O | Yes | P1MAT.1 CLU0B.12 CLU1B.10 CLU2A.11 CLU3B.13 | ADC0.7 CMP0P.7 CMP0N.7 |

6.4 EFM8BB3x-QSOP24 Pin Definitions




Figure 6.4. EFM8BB3x-QSOP24 Pinout

Table 6.4. Pin Definitions for EFM8BB3x-QSOP24

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|--|------------------|
| 1 | P0.3 | Multifunction I/O | Yes | P0MAT.3 EXTCLK INT0.3 INT1.3 CLU0B.9 CLU2B.9 CLU3A.9 | XTAL2 |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------------|--------------------------------------|---------------------|---|---------------------------------------|
| 2 | P0.2 | Multifunction I/O | Yes | P0MAT.2 INT0.2 INT1.2 CLU0OUT CLU0A.9 CLU2B.8 CLU3A.8 | XTAL1 ADC0.1 CMP0P.1 CMP0N.1 |
| 3 | P0.1 | Multifunction I/O | Yes | P0MAT.1 INT0.1 INT1.1 CLU0B.8 CLU2A.9 CLU3B.9 | ADC0.0 CMP0P.0 CMP0N.0 AGND |
| 4 | P0.0 | Multifunction I/O | Yes | P0MAT.0 INT0.0 INT1.0 CLU0A.8 CLU2A.8 CLU3B.8 | VREF |
| 5 | GND | Ground | | | |
| 6 | VDD / VIO | Supply Power Input | | | |
| 7 | RSTb / C2CK | Active-low Reset / C2 Debug Clock | | | |
| 8 | P3.0 / C2D | Multifunction I/O / C2 Debug Data | | | |
| 9 | P2.3 | Multifunction I/O | Yes | P2MAT.3 CLU1B.15 CLU2B.15 CLU3A.15 | DAC3 |
| 10 | P2.2 | Multifunction I/O | Yes | P2MAT.2 CLU1A.15 CLU2B.14 CLU3A.14 | DAC2 |

8.3 QFP32 Package Marking




Figure 8.3. QFP32 Package Marking

The package marking consists of:

- P P P P P P P P – The part number designation.
- T T T T T T – A trace or manufacturing code.
- Y Y – The last 2 digits of the assembly year.
- W W – The 2-digit workweek when the device was assembled.
- # – The device revision (A, B, etc.).

11. Revision History

11.1 Revision 1.01

October 21st, 2016

Updated [Figure 2.1 EFM8BB3 Part Numbering on page 2](#) to include the I-grade description.

Updated QFN24 center pad stencil description.

11.2 Revision 1.0

September 6th, 2016

Filled in all TBD values in [4. Electrical Specifications](#).

Added a note regarding which DACs are available to [Table 2.1 Product Selection Guide on page 2](#).

Added specifications for [4.1.16 SMBus](#).

Added bootloader pinout information to [3.10 Bootloader](#).

Added CRC Calculation Time to [4.1.4 Flash Memory](#).

11.3 Revision 0.4

May 12th, 2016

Filled in TBD values for DAC Integral Nonlinearity in [Table 4.12 DACs on page 26](#).

Added I-grade devices.

Adjusted the Total Current Sunk into Supply Pin and Total Current Sourced out of Ground Pin specifications in [4.3 Absolute Maximum Ratings](#).

Added Operating Junction Temperature specification to [4.3 Absolute Maximum Ratings](#).

11.4 Revision 0.3

February 10th, 2016

Added EFM8831F16G-A-QFN24 to [Table 2.1 Product Selection Guide on page 2](#).

Updated [Figure 5.2 Debug Connection Diagram on page 34](#) to move the pull-up resistor on C2D / RSTb to after the series resistor instead of before.

Added mention of the pre-programmed bootloader in [1. Feature List](#).

Added a reference to *AN945: EFM8 Factory Bootloader User Guide* in [3.10 Bootloader](#).

Updated all part numbers to revision B.

Adjusted C1, C2, X2, Y2, and Y1 maximums for [7.2 QFN32 PCB Land Pattern](#).

Adjusted package markings for QFN32 and QSOP24 packages.

Filled in TBD minimum and maximum values for DAC Differential Nonlinearity in [Table 4.12 DACs on page 26](#).

11.5 Revision 0.2

Added information on the bootloader to [3.10 Bootloader](#).

Updated some characterization TBD values.

11.6 Revision 0.1

Initial release.

Table of Contents

| | |
|--|-----------|
| 1. Feature List | 1 |
| 2. Ordering Information | 2 |
| 3. System Overview | 4 |
| 3.1 Introduction | 4 |
| 3.2 Power | 5 |
| 3.3 I/O | 5 |
| 3.4 Clocking | 6 |
| 3.5 Counters/Timers and PWM | 6 |
| 3.6 Communications and Other Digital Peripherals | 7 |
| 3.7 Analog | 10 |
| 3.8 Reset Sources | 11 |
| 3.9 Debugging | 11 |
| 3.10 Bootloader | 12 |
| 4. Electrical Specifications | 14 |
| 4.1 Electrical Characteristics | 14 |
| 4.1.1 Recommended Operating Conditions | 14 |
| 4.1.2 Power Consumption | 15 |
| 4.1.3 Reset and Supply Monitor | 17 |
| 4.1.4 Flash Memory | 18 |
| 4.1.5 Power Management Timing | 18 |
| 4.1.6 Internal Oscillators | 19 |
| 4.1.7 External Clock Input | 19 |
| 4.1.8 Crystal Oscillator | 20 |
| 4.1.9 ADC | 21 |
| 4.1.10 Voltage Reference | 24 |
| 4.1.11 Temperature Sensor | 25 |
| 4.1.12 DACs | 26 |
| 4.1.13 Comparators | 27 |
| 4.1.14 Configurable Logic | 28 |
| 4.1.15 Port I/O | 29 |
| 4.1.16 SMBus | 30 |
| 4.2 Thermal Conditions | 31 |
| 4.3 Absolute Maximum Ratings | 32 |
| 5. Typical Connection Diagrams | 33 |
| 5.1 Power | 33 |
| 5.2 Debug | 34 |
| 5.3 Other Connections | 34 |
| 6. Pin Definitions | 35 |
| 6.1 EFM8BB3x-QFN32 Pin Definitions | 35 |