

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I <sup>2</sup> C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	29
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x10/12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f32g-b-qfn32

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1. Feature List

The EFM8BB3 device family are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below.

- Core:
  - Pipelined CIP-51 Core
  - · Fully compatible with standard 8051 instruction set
  - 70% of instructions execute in 1-2 clock cycles
  - 50 MHz maximum operating frequency
- Memory:
  - Up to 64 kB flash memory (63 kB user-accessible), in-system re-programmable from firmware in 512-byte sectors
  - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- · Power:
  - Internal LDO regulator for CPU core voltage
  - · Power-on reset circuit and brownout detectors
- I/O: Up to 29 total multifunction I/O pins:
  - Up to 25 pins 5 V tolerant under bias
  - Selectable state retention through reset events
  - · Flexible peripheral crossbar for peripheral routing
  - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- · Clock Sources:
  - Internal 49 MHz oscillator with accuracy of ±2%
  - Internal 24.5 MHz oscillator with ±2% accuracy
  - · Internal 80 kHz low-frequency oscillator
  - External CMOS clock option
  - External crystal/RC Oscillator (up to 25 MHz)

- Analog:
  - 12/10-Bit Analog-to-Digital Converter (ADC)
  - Internal temperature sensor
  - 4 x 12-Bit Digital-to-Analog Converters (DAC)
  - 2 x Low-current analog comparators with adjustable reference
- · Communications and Digital Peripherals:
  - 2 x UART, up to 3 Mbaud
  - SPI™ Master / Slave, up to 12 Mbps
  - SMBus™/I2C™ Master / Slave, up to 400 kbps
  - I<sup>2</sup>C High-Speed Slave, up to 3.4 Mbps
  - 16-bit CRC unit, supporting automatic CRC of flash at 256byte boundaries
  - 4 Configurable Logic Units
- · Timers/Counters and PWM:
  - 6-channel programmable counter array (PCA) supporting PWM, capture/compare, and frequency output modes
  - 6 x 16-bit general-purpose timers
  - Independent watchdog timer, clocked from the low frequency oscillator
- On-Chip, Non-Intrusive Debugging
  - · Full memory and register inspection
  - · Four hardware breakpoints, single-stepping
- · Pre-programmed UART bootloader
- Temperature range -40 to 85 °C or -40 to 125 °C

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8BB3 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Device operation is specified from 2.2 V up to a 3.6 V supply. Devices are AEC-Q100 qualified and available in 4x4 mm 32-pin QFN, 3x3 mm 24-pin QFN, 32-pin QFP, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

### 3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

### Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational		
ldle	<ul> <li>Core halted</li> <li>All peripherals clocked and fully operational</li> <li>Code resumes execution on wake event</li> </ul>	Set IDLE bit in PCON0	Any interrupt
Suspend	<ul> <li>Core and peripheral clocks halted</li> <li>HFOSC0 and HFOSC1 oscillators stopped</li> <li>Regulator in normal bias mode for fast wake</li> <li>Timer 3 and 4 may clock from LFOSC0</li> <li>Code resumes execution on wake event</li> </ul>	<ol> <li>Switch SYSCLK to HFOSC0</li> <li>Set SUSPEND bit in PCON1</li> </ol>	<ul> <li>Timer 4 Event</li> <li>SPI0 Activity</li> <li>I2C0 Slave Activity</li> <li>Port Match Event</li> <li>Comparator 0 Falling Edge</li> <li>CLUn Interrupt-Enabled Event</li> </ul>
Stop	<ul><li> All internal power nets shut down</li><li> Pins retain state</li><li> Exit on any reset source</li></ul>	1. Clear STOPCF bit in REG0CN 2. Set STOP bit in PCON0	Any reset source
Snooze	<ul> <li>Core and peripheral clocks halted</li> <li>HFOSC0 and HFOSC1 oscillators stopped</li> <li>Regulator in low bias current mode for energy savings</li> <li>Timer 3 and 4 may clock from LFOSC0</li> <li>Code resumes execution on wake event</li> </ul>	<ol> <li>Switch SYSCLK to HFOSC0</li> <li>Set SNOOZE bit in PCON1</li> </ol>	<ul> <li>Timer 4 Event</li> <li>SPI0 Activity</li> <li>I2C0 Slave Activity</li> <li>Port Match Event</li> <li>Comparator 0 Falling Edge</li> <li>CLUn Interrupt-Enabled Event</li> </ul>
Shutdown	<ul> <li>All internal power nets shut down</li> <li>Pins retain state</li> <li>Exit on pin or power-on reset</li> </ul>	1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0	<ul><li>RSTb pin reset</li><li>Power-on reset</li></ul>

#### 3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.3 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.4 to P3.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 or P3.7, depending on the package option.

The port control block offers the following features:

- Up to 29 multi-functions I/O pins, supporting digital and analog functions.
- · Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- State retention feature allows pins to retain configuration through most reset sources.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- Up to 24 direct-pin interrupt sources with shared interrupt vector (Port Match).

# 3.7 Analog

## 12/10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 12- and 10-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 20 external inputs
- Single-ended 12-bit and 10-bit modes
- Supports an output update rate of up to 350 ksps in 12-bit mode
- Channel sequencer logic with direct-to-XDATA output transfers
- Operation in a low power mode at lower conversion speeds
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- Output data window comparator allows automatic range checking
- Support for output data accumulation
- · Conversion complete and window compare interrupts supported
- Flexible output data formatting
- Includes a fully-internal fast-settling 1.65 V reference and an on-chip precision 2.4 / 1.2 V reference, with support for using the supply as the reference, an external reference and signal ground
- Integrated temperature sensor

# 12-Bit Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3)

The DAC modules are 12-bit Digital-to-Analog Converters with the capability to synchronize multiple outputs together. The DACs are fully configurable under software control. The voltage reference for the DACs is selectable between internal and external reference sources.

- Voltage output with 12-bit performance
- Supports an update rate of 200 ksps
- Hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- · Outputs may be configured to persist through reset and maintain output state to avoid system disruption
- · Multiple DAC outputs can be synchronized together
- DAC pairs (DAC0 and 1 or DAC2 and 3) support complementary output waveform generation
- Outputs may be switched between two levels according to state of configurable logic / PWM input trigger
- Flexible input data formatting
- · Supports references from internal supply, on-chip precision reference, or external VREF pin

## Low Current Comparators (CMP0, CMP1)

An analog comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- · Up to 10 (CMP0) or 9 (CMP1) external positive inputs
- · Up to 10 (CMP0) or 9 (CMP1) external negative inputs
- · Additional input options:
  - Internal connection to LDO output
  - Direct connection to GND
  - Direct connection to VDD
  - · Dedicated 6-bit reference DAC
- Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and ±20 mV
- · Programmable response time
- · Interrupts generated on rising, falling, or both edges
- · PWM output kill feature

### 3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- · Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- · External port pins are forced to a known state.
- Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. By default, the Port I/O latches are reset to 1 in open-drain mode, with weak pullups enabled during and after the reset. Optionally, firmware may configure the port I/O, DAC outputs, and precision reference to maintain state through system resets other than power-on resets. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- · External reset pin
- · Comparator reset
- Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset

### 3.9 Debugging

The EFM8BB3 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

# 4. Electrical Specifications

# 4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page 14, unless stated otherwise.

Table 4.1. Recommended Operating Conditions

# 4.1.1 Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Supply Voltage on VDD	V <sub>DD</sub>		2.2	_	3.6	V
Operating Supply Voltage on VIO <sup>2,</sup> 3	V <sub>IO</sub>		2.2	_	V <sub>DD</sub>	V
System Clock Frequency	f <sub>SYSCLK</sub>		0	_	50	MHz
Operating Ambient Temperature	T <sub>A</sub>	G-grade devices	-40	_	85	°C
		I-grade devices	-40	_	125	°C

#### Note:

1. All voltages with respect to GND

2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.

3. GPIO levels are undefined whenever VIO is less than 1 V.

# 4.1.10 Voltage Reference

Table 4.10.	Voltage	Reference
-------------	---------	-----------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Internal Fast Settling Reference						
Output Voltage	V <sub>REFFS</sub>		1.62	1.65	1.68	V
(Full Temperature and Supply Range)						
Temperature Coefficient	TC <sub>REFFS</sub>		_	50	—	ppm/°C
Turn-on Time	t <sub>REFFS</sub>				1.5	μs
Power Supply Rejection	PSRR <sub>REF</sub> FS		—	400	_	ppm/V
On-chip Precision Reference						
Valid Supply Range	V <sub>DD</sub>	1.2 V Output	2.2		3.6	V
		2.4 V Output	2.7	_	3.6	V
Output Voltage	V <sub>REFP</sub>	1.2 V Output, V <sub>DD</sub> = 3.3 V, T = 25 °C	1.195	1.2	1.205	V
		1.2 V Output	1.18	1.2	1.22	V
		2.4 V Output, V <sub>DD</sub> = 3.3 V, T = 25 °C	2.39	2.4	2.41	V
		2.4 V Output	2.36	2.4	2.44	V
Turn-on Time, settling to 0.5 LSB	t <sub>VREFP</sub>	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	_	3	_	ms
		0.1 µF ceramic bypass on VREF pin	—	100	_	μs
Load Regulation	LR <sub>VREFP</sub>	VREF = 2.4 V, Load = 0 to 200 $\mu$ A to GND	_	8	_	μV/μΑ
		VREF = 1.2 V, Load = 0 to 200 μA to GND	_	5	_	μV/μΑ
Load Capacitor	C <sub>VREFP</sub>	Load = 0 to 200 µA to GND	0.1	_	_	μF
Short-circuit current	ISC <sub>VREFP</sub>		_	_	8	mA
Power Supply Rejection	PSRR <sub>VRE</sub>		_	75	-	dB
External Reference		1		1		1
Input Current	I <sub>EXTREF</sub>	ADC Sample Rate = 800 ksps; VREF = 3.0 V	_	5	_	μΑ

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Negative Hysteresis	HYS <sub>CP-</sub>	CPHYN = 00	_	-1.5	_	mV
Mode 3 (CPMD = 11)		CPHYN = 01	_	-4	_	mV
		CPHYN = 10	_	-8	_	mV
		CPHYN = 11	—	-16	—	mV
Input Range (CP+ or CP-)	V <sub>IN</sub>		-0.25	_	V <sub>IO</sub> +0.25	V
Input Pin Capacitance	C <sub>CP</sub>		—	7.5	—	pF
Internal Reference DAC Resolution	N <sub>bits</sub>			6	1	bits
Common-Mode Rejection Ratio	CMRR <sub>CP</sub>		_	70	_	dB
Power Supply Rejection Ratio	PSRR <sub>CP</sub>		_	72	_	dB
Input Offset Voltage	V <sub>OFF</sub>	T <sub>A</sub> = 25 °C	-10	0	10	mV
Input Offset Tempco	TC <sub>OFF</sub>		_	3.5	_	μV/°

# 4.1.14 Configurable Logic

# Table 4.14. Configurable Logic

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Propagation Delay	t <sub>DLY</sub>	Through single CLU	Through single CLU — —		35.3	ns
		Using an external pin				
		Through single CLU —		3	—	ns
		Using an internal connection				
Clocking Frequency	F <sub>CLK</sub>	1 or 2 CLUs Cascaded	—	—	73.5	MHz
		3 or 4 CLUs Cascaded			36.75	MHz

## 4.1.15 Port I/O

## Table 4.15. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Output High Voltage (High Drive)	V <sub>OH</sub>	I <sub>OH</sub> = -7 mA, V <sub>IO</sub> ≥ 3.0 V	V <sub>IO</sub> - 0.7	_	—	V
		$I_{OH}$ = -3.3 mA, 2.2 V ≤ V <sub>IO</sub> < 3.0 V	V <sub>IO</sub> x 0.8	_	_	V
		$I_{OH}$ = -1.8 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Output Low Voltage (High Drive)	V <sub>OL</sub>	I <sub>OL</sub> = 13.5 mA, V <sub>IO</sub> ≥ 3.0 V		_	0.6	V
		$I_{OL}$ = 7 mA, 2.2 V ≤ $V_{IO}$ < 3.0 V			V <sub>IO</sub> x 0.2	V
		$I_{OL}$ = 3.6 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Output High Voltage (Low Drive)	V <sub>OH</sub>	I <sub>OH</sub> = -4.75 mA, V <sub>IO</sub> ≥ 3.0 V	V <sub>IO</sub> - 0.7	_	_	V
		$I_{OH}$ = -2.25 mA, 2.2 V ≤ V <sub>IO</sub> < 3.0 V	V <sub>IO</sub> x 0.8	_	—	V
		$I_{OH}$ = -1.2 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Output Low Voltage (Low Drive)	V <sub>OL</sub>	I <sub>OL</sub> = 6.5 mA, V <sub>IO</sub> ≥ 3.0 V	—	—	0.6	V
		$I_{OL}$ = 3.5 mA, 2.2 V ≤ V <sub>IO</sub> < 3.0 V	—	_	V <sub>IO</sub> x 0.2	V
		$I_{OL}$ = 1.8 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Input High Voltage	V <sub>IH</sub>		0.7 x	_	—	V
			V <sub>IO</sub>			
Input Low Voltage	V <sub>IL</sub>		—	_	0.3 x	V
					V <sub>IO</sub>	
Pin Capacitance	C <sub>IO</sub>		—	7	—	pF
Weak Pull-Up Current	I <sub>PU</sub>	V <sub>DD</sub> = 3.6	-30	-20	-10	μA
(V <sub>IN</sub> = 0 V)						
Input Leakage (Pullups off or Ana- log)	I <sub>LK</sub>	GND < V <sub>IN</sub> < V <sub>IO</sub>	-1.1	_	4	μA
Input Leakage Current with VIN	I <sub>LK</sub>	$V_{IO} < V_{IN} < V_{IO} + 2.5 V$	0	5	150	μA
above V <sub>IO</sub>		Any pin except P3.0, P3.1, P3.2, or P3.3				

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
15	P2.2	Multifunction I/O	Yes	P2MAT.2	ADC0.15
				CLU2OUT	CMP1P.4
				CLU1A.15	CMP1N.4
				CLU2B.14	
				CLU3A.14	
16	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.14
				I2C0_SCL	CMP1P.3
				CLU1B.14	CMP1N.3
				CLU2A.15	
				CLU3B.15	
17	P2.0	Multifunction I/O	Yes	P2MAT.0	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	
18	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.13
				CLU0B.15	CMP0P.9
				CLU1B.13	CMP0N.9
				CLU2A.13	
19	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.12
				CLU0A.15	
				CLU1B.12	
				CLU2A.12	
20	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.11
				CLU0B.14	
				CLU1A.13	
				CLU2B.13	
21	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.10
				CLU0A.14	
				CLU1A.12	
				CLU2B.12	
22	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.9
				CLU0B.13	
				CLU1B.11	
				CLU2B.11	
				CLU3A.13	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
23	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	CMP0P.8
				CLU1A.11	CMP0N.8
				CLU2B.10	
				CLU3A.12	
24	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	CMP0P.7
				CLU1B.10	CMP0N.7
				CLU2A.11	
				CLU3B.13	
25	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU1OUT	CMP0P.6
				CLU0A.12	CMP0N.6
				CLU1A.10	CMP1P.1
				CLU2A.10	CMP1N.1
				CLU3B.12	
26	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU0B.11	CMP1P.0
				CLU1B.9	CMP1N.0
				CLU3A.11	
27	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	
				CLU0A.11	
				CLU1B.8	
				CLU3A.10	
28	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	




Figure 6.2. EFM8BB3x-QFP32 Pinout

Table 6.2.	<b>Pin Definitions</b>	for EFM8BB3x-QFP32
------------	------------------------	--------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	GND	Ground			
3	VIO	I/O Supply Power Input			
4	VDD	Supply Power Input			
5	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
6	P3.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
7	P3.3	Multifunction I/O			DAC3
8	P3.2	Multifunction I/O			DAC2
9	P3.1	Multifunction I/O			DAC1
10	P3.0	Multifunction I/O			DAC0
11	P2.6	Multifunction I/O			ADC0.19
					CMP1P.8
					CMP1N.8
12	P2.5	Multifunction I/O		CLU3OUT	ADC0.18
					CMP1P.7
					CMP1N.7
13	P2.4	Multifunction I/O			ADC0.17
					CMP1P.6
					CMP1N.6
14	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.16
				CLU1B.15	CMP1P.5
				CLU2B.15	CMP1N.5
				CLU3A.15	
15	P2.2	Multifunction I/O	Yes	P2MAT.2	ADC0.15
				CLU2OUT	CMP1P.4
				CLU1A.15	CMP1N.4
				CLU2B.14	
				CLU3A.14	
16	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.14
				I2C0_SCL	CMP1P.3
				CLU1B.14	CMP1N.3
				CLU2A.15	
				CLU3B.15	
17	P2.0	Multifunction I/O	Yes	P2MAT.0	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
18	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.13
				CLU0B.15	CMP0P.9
				CLU1B.13	CMP0N.9
				CLU2A.13	
19	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.12
				CLU0A.15	
				CLU1B.12	
				CLU2A.12	
20	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.11
				CLU0B.14	
				CLU1A.13	
				CLU2B.13	
21	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.10
				CLU0A.14	
				CLU1A.12	
				CLU2B.12	
22	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.9
				CLU0B.13	
				CLU1B.11	
				CLU2B.11	
				CLU3A.13	
23	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	CMP0P.8
				CLU1A.11	CMP0N.8
				CLU2B.10	
				CLU3A.12	
24	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	CMP0P.7
				CLU1B.10	CMP0N.7
				CLU2A.11	
				CLU3B.13	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
2	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
3	GND	Ground			
4	VDD / VIO	Supply Power Input			
5	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
6	P3.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
7	P2.3	Multifunction I/O	Yes	P2MAT.3	DAC3
				CLU1B.15	
				CLU2B.15	
				CLU3A.15	
8	P2.2	Multifunction I/O	Yes	P2MAT.2	DAC2
				CLU1A.15	
				CLU2B.14	
				CLU3A.14	
9	P2.1	Multifunction I/O	Yes	P2MAT.1	DAC1
				CLU1B.14	
				CLU2A.15	
				CLU3B.15	
10	P2.0	Multifunction I/O	Yes	P2MAT.0	DAC0
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	
11	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.11
				CLU3OUT	CMP1P.5
				CLU0A.15	CMP1N.5
				CLU1B.12	
				CLU2A.12	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
24	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	

Dimension	Min	Мах
Note:		
1. All dimensions shown are in millimeters	(mm) unless otherwise noted.	
2. Dimensioning and Tolerancing is per the	ANSI Y14.5M-1994 specification.	
3. This Land Pattern Design is based on th	e IPC-7351 guidelines.	
<ol> <li>All dimensions shown are at Maximum N cation Allowance of 0.05mm.</li> </ol>	<i>I</i> aterial Condition (MMC). Least Material Con	ndition (LMC) is calculated based on a Fabri
<ol><li>All metal pads are to be non-solder mas minimum, all the way around the pad.</li></ol>	k defined (NSMD). Clearance between the so	older mask and the metal pad is to be 60 $\mu m$
6. A stainless steel, laser-cut and electro-p	olished stencil with trapezoidal walls should b	be used to assure good solder paste release
7. The stencil thickness should be 0.125 m	m (5 mils).	
8. The ratio of stencil aperture to land pad	size should be 1:1 for all perimeter pads.	
9. A 2 x 2 array of 1.10 mm square opening	gs on a 1.30 mm pitch should be used for the	e center pad.
10 A No Clean Ture 2 colder posto is read	mmandad	

- 10. A No-Clean, Type-3 solder paste is recommended.
- 11. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 7.3 QFN32 Package Marking




Figure 7.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

# 8. QFP32 Package Specifications

## 8.1 QFP32 Package Dimensions




Figure 8.1. QFP32 Package Drawing

# Table 8.1. QFP32 Package Dimensions

Dimension	Min	Тур	Мах
A	_		1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b	0.30	0.37	0.45
C	0.09	_	0.20
D	9.00 BSC		
D1	7.00 BSC		
е	0.80 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.50 0.60		0.70

### 9.2 QFN24 PCB Land Pattern




Figure 9.2. QFN24 PCB Land Pattern Drawing

# Table 9.2. QFN24 PCB Land Pattern Dimensions

Dimension	Min	Мах
C1	3.	00
C2	3.00	
е	0.4	REF
X1	0.20	
X2	1.80	
Y1	0.80	
Y2	1.80	
Y3	0.4	
f	2.50 REF	
С	0.25 0.35	

Dimension	Min	Мах	
Note:			
1. All dimensions shown are in millimeters	(mm) unless otherwise noted.		
2. Dimensioning and Tolerancing is per the	ANSI Y14.5M-1994 specification.		
3. This Land Pattern Design is based on th	e IPC-SM-782 guidelines.		
4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.			
5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.			
6. The stencil thickness should be 0.125 mm (5 mils).			
7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.			
8. A 2 x 1 array of 0.7 mm x 1.6 mm openings on a 0.9 mm pitch should be used for the center pad.			
9. A No-Clean, Type-3 solder paste is recommended.			

10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 9.3 QFN24 Package Marking




Figure 9.3. QFN24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

6.4 EFM8BB3x-QSOP24 Pin Definitions       5         7. QFN32 Package Specifications.       5         7.1 QFN32 Package Dimensions       5         7.2 QFN32 PCB Land Pattern       5         7.3 QFN32 Package Marking       5         8. QFP32 Package Dimensions       5         8.1 QFP32 Package Dimensions       5         8.2 QFP32 Package Dimensions       5         8.2 QFP32 Package Marking       6         8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications.       6         9.1 QFN24 Package Specifications.       6         9.2 QFN24 Package Marking       6         9.3 QFN24 Package Marking       6         9.3 QFN24 Package Marking       6         9.3 QFN24 Package Dimensions       6         9.3 QFN24 Package Marking       6         9.3 QFN24 Package Marking       6         10.1 QSOP24 Package Dimensions       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 PCB Land Pattern       6         10.3 QSOP24 Package Marking       7         11.1 Revision 1.01       7         11.2 Revision 0.10       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7		6.2 EFM8BB3x-QFP32 Pin Definitions	
7. QFN32 Package Specifications.       5         7.1 QFN32 Package Dimensions       5         7.2 QFN32 PCB Land Pattern       5         7.3 QFN32 Package Marking       5         8. QFP32 Package Specifications.       5         8. QFP32 Package Dimensions       5         8.1 QFP32 Package Dimensions       5         8.2 QFP32 PCB Land Pattern       6         8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications.       6         9. QFN24 Package Dimensions       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 Package Dimensions       6         9.3 QFN24 Package Marking       6         10.1 QSOP24 Package Dimensions       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 PCB Land Pattern       6         10.3 QSOP24 Package Marking       7         11. Revision 1.01       7         11.1 Revision 1.01       7         11.2 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.1       7		6.3 EFM8BB3x-QFN24 Pin Definitions	
7.1       QFN32 Package Dimensions       5         7.2       QFN32 PCB Land Pattern       5         7.3       QFN32 Package Marking       5         8.       QFP32 Package Specifications.       5         8.1       QFP32 Package Dimensions       5         8.2       QFP32 Package Dimensions       5         8.2       QFP32 Package Marking       6         8.3       QFP32 Package Marking       6         9.       QFN24 Package Specifications.       6         9.1       QFN24 Package Dimensions       6         9.2       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         9.3       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         10.1       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Dimensions       6         10.3       QSOP24 Package Marking       7         11.1       Revision 1.01       7         11.2       Revision 1.01       7         11.3       Revision 0.4       7         11.4       Revision 0.3       7         11.5       Revision 0.1       7    <		6.4 EFM8BB3x-QSOP24 Pin Definitions	
7.2       QFN32 PCB Land Pattern       5         7.3       QFN32 Package Marking       5         8.       QFP32 Package Specifications       5         8.1       QFP32 Package Dimensions       5         8.2       QFP32 PCB Land Pattern       6         8.3       QFP32 Package Marking       6         9.       QFN24 Package Specifications       6         9.1       QFN24 Package Dimensions       6         9.2       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         9.3       QFN24 Package Dimensions       6         9.3       QFN24 Package Dimensions       6         9.3       QFN24 Package Dimensions       6         10.1       QSOP24 Package Dimensions       6         10.1       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Marking       7         11.1       Revision 1.01       7         11.2       Revision 1.01       7         11.3       Revision 0.4       7         11.4       Revision 0.4       7         11.5       Revision 0.1       7         11.6       Revision 0.1       7   <	7.	7. QFN32 Package Specifications.	
7.3 QFN32 Package Marking       5         8. QFP32 Package Specifications       5         8.1 QFP32 Package Dimensions       5         8.2 QFP32 PCB Land Pattern       6         8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 PCB Land Pattern       6         9.3 QFN24 Package Marking       6         9.3 QFN24 Package Specifications       6         10. QSOP24 Package Specifications       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 Package Dimensions       6         10.3 QSOP24 Package Marking       7         11.1 Revision 1.01       7         11.2 Revision 1.01       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.2       7         11.6 Revision 0.1       7		7.1 QFN32 Package Dimensions	
8. QFP32 Package Specifications.       5         8.1 QFP32 Package Dimensions       5         8.2 QFP32 PCB Land Pattern       6         8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications.       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 PCB Land Pattern       6         9.3 QFN24 Package Specifications       6         9.3 QFN24 Package Specifications       6         10. QSOP24 Package Specifications       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 Package Dimensions       6         10.3 QSOP24 Package Marking       7         11.1 Revision 1.01       7         11.2 Revision 1.01       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.2       7         11.6 Revision 0.1       7		7.2 QFN32 PCB Land Pattern	
8.1       QFP32 Package Dimensions       5         8.2       QFP32 PCB Land Pattern       6         8.3       QFP32 Package Marking       6         9.       QFN24 Package Specifications.       6         9.1       QFN24 Package Dimensions       6         9.2       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         10.       QSOP24 Package Specifications       6         10.1       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Marking       7         11.1       Revision History.       7         11.1       Revision 1.01       7         11.2       Revision 0.4       7         11.3       Revision 0.3       7         11.4       Revision 0.3       7         11.5       Revision 0.1       7		7.3 QFN32 Package Marking	
8.1       QFP32 Package Dimensions       5         8.2       QFP32 PCB Land Pattern       6         8.3       QFP32 Package Marking       6         9.       QFN24 Package Specifications.       6         9.1       QFN24 Package Dimensions       6         9.2       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         10.       QSOP24 Package Specifications       6         10.1       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Marking       7         11.1       Revision History.       7         11.1       Revision 1.01       7         11.2       Revision 0.4       7         11.3       Revision 0.3       7         11.4       Revision 0.3       7         11.5       Revision 0.1       7	8.	8. QFP32 Package Specifications.	
8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications.       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 PCB Land Pattern       6         9.3 QFN24 Package Marking       6         10. QSOP24 Package Specifications       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 Package Dimensions       6         10.3 QSOP24 Package Marking       7         11.1 Revision History.       7         11.1 Revision 1.01       7         11.2 Revision 0.1       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.1       7         11.6 Revision 0.1       7			
9. QFN24 Package Specifications.       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 PCB Land Pattern       6         9.3 QFN24 Package Marking       6         10. QSOP24 Package Specifications       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 Package Dimensions       6         10.3 QSOP24 Package Marking       6         11.1 Revision History.       7         11.1 Revision 1.01       7         11.2 Revision 1.01       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.1       7         11.6 Revision 0.1       7		8.2 QFP32 PCB Land Pattern	
9.1       QFN24 Package Dimensions		8.3 QFP32 Package Marking	
9.1       QFN24 Package Dimensions	9.	9. QFN24 Package Specifications.	63
9.2 QFN24 PCB Land Pattern			
9.3 QFN24 Package Marking			
10.1 QSOP24 Package Dimensions			
10.1 QSOP24 Package Dimensions	10	10. QSOP24 Package Specifications	67
10.2 QSOP24 PCB Land Pattern			
11. Revision History.       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .			
11. Revision History.       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .       .		10.3 QSOP24 Package Marking	
11.1 Revision 1.01 </td <td>11</td> <td>11. Revision History.</td> <td></td>	11	11. Revision History.	
11.3 Revision 0.4 <td></td> <td></td> <td></td>			
11.3 Revision 0.4 <td></td> <td>11.2 Revision 1.0</td> <td></td>		11.2 Revision 1.0	
11.4 Revision 0.3 <td></td> <td></td> <td></td>			
11.6 Revision 0.1			
		11.5 Revision 0.2	
Table of Contents   7		11.6 Revision 0.1	
	Та	Table of Contents	