



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	28
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x10/12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-TQFP
Supplier Device Package	32-QFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f32g-b-qfp32r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3. System Overview

3.1 Introduction




Figure 3.1. Detailed EFM8BB3 Block Diagram

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational		
ldle	 Core halted All peripherals clocked and fully operational Code resumes execution on wake event 	Set IDLE bit in PCON0	Any interrupt
Suspend	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in normal bias mode for fast wake Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	 Switch SYSCLK to HFOSC0 Set SUSPEND bit in PCON1 	 Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event
Stop	 All internal power nets shut down Pins retain state Exit on any reset source	1. Clear STOPCF bit in REG0CN 2. Set STOP bit in PCON0	Any reset source
Snooze	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in low bias current mode for energy savings Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	 Switch SYSCLK to HFOSC0 Set SNOOZE bit in PCON1 	 Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event
Shutdown	 All internal power nets shut down Pins retain state Exit on pin or power-on reset 	1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0	RSTb pin resetPower-on reset

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.3 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.4 to P3.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 or P3.7, depending on the package option.

The port control block offers the following features:

- Up to 29 multi-functions I/O pins, supporting digital and analog functions.
- · Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- State retention feature allows pins to retain configuration through most reset sources.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- Up to 24 direct-pin interrupt sources with shared interrupt vector (Port Match).

Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- · Clock sources for all timers include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8
- · LFOSC0 divided by 8 may be used to clock Timer 3 and Timer 4 in active or suspend/snooze power modes
- Timer 4 is a low-power wake source, and can be chained together with Timer 3
- 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- · External pin capture
- LFOSC0 capture
- Comparator 0 capture
- Configurable Logic output capture

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- · Programmable timeout interval
- · Runs from the low-frequency oscillator
- · Lock-out feature to prevent any modification until a system reset

3.6 Communications and Other Digital Peripherals

Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions.
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 8- or 9-bit data.
- Automatic start and stop generation.
- · Single-byte FIFO on transmit and receive.

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Note:						
	e. For example, where by the specified amount	I_{DD} is specified and the mode is not m	nutually exclu	ısive, enablir	ng the function	ons increa-
2. Includes supply curr	rent from internal LDO r	regulator, supply monitor, and High Fre	equency Osc	cillator.		
3. Includes supply curr	rent from internal LDO r	regulator, supply monitor, and Low Fre	equency Osc	illator.		
4. ADC0 power exclud	les internal reference su	upply current.				
5. The internal referen depend on sampling		d when operating the ADC in low pow	ver mode. To	tal ADC + R	eference cur	rent will
0.000		nd not including external load on pin.				

4.1.3 Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
VDD Supply Monitor Threshold	V _{VDDM}		1.95	2.05	2.15	V
Power-On Reset (POR) Threshold	V _{POR}	Rising Voltage on VDD	_	1.4	_	V
		Falling Voltage on VDD	0.75	—	1.36	V
VDD Ramp Time	t _{RMP}	Time to V _{DD} > 2.2 V	10	_	_	μs
Reset Delay from POR	t _{POR}	Relative to V _{DD} > V _{POR}	3	10	31	ms
Reset Delay from non-POR source	t _{RST}	Time between release of reset source and code execution	_	50	_	μs
RST Low Time to Generate Reset	t _{RSTL}		15	_	_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t _{MCD}	F _{SYSCLK} >1 MHz	_	0.625	1.2	ms
Missing Clock Detector Trigger Frequency	F _{MCD}		_	7.5	13.5	kHz
VDD Supply Monitor Turn-On Time	t _{MON}		-	2	—	μs

Table 4.3. Reset and Supply Monitor

4.1.4 Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time ^{1,2}	t _{WRITE}	One Byte,	19	20	21	μs
		F _{SYSCLK} = 24.5 MHz				
Erase Time ^{1 ,2}	t _{ERASE}	One Page,	5.2	5.35	5.5	ms
		F _{SYSCLK} = 24.5 MHz				
V _{DD} Voltage During Programming ³	V _{PROG}		2.2	—	3.6	V
Endurance (Write/Erase Cycles)	N _{WE}		20k	100k	—	Cycles
CRC Calculation Time	t _{CRC}	One 256-Byte Block	_	5.5	_	μs
		SYSCLK = 49 MHz				

Table 4.4. Flash Memory

Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.

3. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

4.1.5 Power Management Timing

Table 4.5. Power Management Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Idle Mode Wake-up Time	t _{IDLEWK}		2	_	3	SYSCLKs
Suspend Mode Wake-up Time	t _{SUS-}	SYSCLK = HFOSC0	—	170	—	ns
	PENDWK	CLKDIV = 0x00				
Snooze Mode Wake-up Time	t SLEEPWK	SYSCLK = HFOSC0	_	12	—	μs
		CLKDIV = 0x00				

4.1.6 Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit				
High Frequency Oscillator 0 (24.5 MHz)										
Oscillator Frequency	f _{HFOSC0}	Full Temperature and Supply Range	24	24.5	25	MHz				
Power Supply Sensitivity	PSS _{HFOS} C0	T _A = 25 °C	_	0.5	_	%/V				
Temperature Sensitivity	TS _{HFOSC0}	V _{DD} = 3.0 V	_	40	_	ppm/°C				
High Frequency Oscillator 1	(49 MHz)			1	I	l				
Oscillator Frequency	f _{HFOSC1}	Full Temperature and Supply Range	48.02	49	49.98	MHz				
Power Supply Sensitivity	PSS _{HFOS} C1	T _A = 25 °C	_	300		ppm/V				
Temperature Sensitivity	TS _{HFOSC1}	V _{DD} = 3.0 V	_	103	_	ppm/°C				
Low Frequency Oscillator (80) kHz)	I	I.	I	I	1				
Oscillator Frequency	f _{LFOSC}	Full Temperature and Supply Range	75	80	85	kHz				
Power Supply Sensitivity	PSS _{LFOSC}	T _A = 25 °C	_	0.05	—	%/V				
Temperature Sensitivity	TS _{LFOSC}	V _{DD} = 3.0 V	—	65	_	ppm/°C				

Table 4.6. Internal Oscillators

4.1.7 External Clock Input

Table 4.7. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f _{CMOS}		0	—	50	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	t _{CMOSH}		9	_		ns
External Input CMOS Clock Low Time	t _{CMOSL}		9	_	_	ns

Table 4.9. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}	12 Bit Mode		12		Bits
		10 Bit Mode		10		Bits
Throughput Rate	f _S	10 Bit Mode	_	_	1.125	Msps
(High Speed Mode)						
Throughput Rate	f _S	12 Bit Mode	_	_	340	ksps
(Low Power Mode)		10 Bit Mode	_	_	360	ksps
Tracking Time	t _{TRK}	High Speed Mode	230	_	_	ns
		Low Power Mode	450	_	—	ns
Power-On Time	t _{PWR}		1.2	_	_	μs
SAR Clock Frequency	f _{SAR}	High Speed Mode	_	_	18	MHz
		Low Power Mode	_	_	12.25	MHz
Conversion Time ¹	t _{CNV}	12-Bit Conversion,		2.0		
		SAR Clock = 6.125 MHz,				
		System Clock = 49 MHz				
		10-Bit Conversion,		0.658		μs
		SAR Clock = 16.33 MHz,				
		System Clock = 49 MHz				
Sample/Hold Capacitor	C _{SAR}	Gain = 1		5.2	_	pF
		Gain = 0.75		3.9	_	pF
		Gain = 0.5	_	2.6	_	pF
		Gain = 0.25	_	1.3	_	pF
Input Pin Capacitance	C _{IN}			20	_	pF
Input Mux Impedance	R _{MUX}			550	_	Ω
Voltage Reference Range	V _{REF}				V _{IO}	V
Input Voltage Range ²	V _{IN}		0	_	V _{REF} / Gain	V
Power Supply Rejection Ratio	PSRR _{ADC}	At 1 kHz	_	66	_	dB
		At 1 MHz		43	_	dB

EFM8BB3 Data Sheet Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit	
Note: 1. Conversion Time does not include Tracking Time. Total Conversion Time is: Total Conversion Time = [RPT × (ADTK + NUMBITS + 1) × T(SARCLK)] + (T(ADCCLK) × 4)							
where RPT is the number of co 2. Absolute input pin voltage is lim	nversions re ited by the \	presented by the ADRPT field and AD	OCCLK is the				

4.1.11 Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V _{OFF}	T _A = 0 °C		751	—	mV
Offset Error ¹	E _{OFF}	T _A = 0 °C	_	19	—	mV
Slope	М			2.82		mV/°C
Slope Error ¹	E _M		_	29	_	μV/°C
Linearity	LIN	T = -40 °C to 85 °C	_	±0.4	_	°C
		T = -40 °C to 125 °C (I-grade parts only)	_	-0.6 to 1.2	_	°C
Turn-on Time	t _{ON}		_	3.5	_	μs
Note:			1			1

Table 4.11. Temperature Sensor

1. Represents one standard deviation from the mean.

5. Typical Connection Diagrams

5.1 Power

Figure 5.1 Power Connection Diagram on page 33 shows a typical connection diagram for the power pins of the device.




Figure 5.1. Power Connection Diagram

5.2 Debug

The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connected to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin sharing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections can be omitted.

For more information on debug connections, see the example schematics and information available in AN127: "Pin Sharing Techniques for the C2 Interface." Application notes can be found on the Silicon Labs website (http://www.silabs.com/8bit-appnotes) or in Simplicity Studio.




Figure 5.2. Debug Connection Diagram

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN203: "8-bit MCU Printed Circuit Board Design Notes" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	VIO	I/O Supply Power Input			
3	VDD	Supply Power Input			
4	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
5	P3.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
6	P3.4	Multifunction I/O			
7	P3.3	Multifunction I/O			DAC3
8	P3.2	Multifunction I/O			DAC2
9	P3.1	Multifunction I/O			DAC1
10	P3.0	Multifunction I/O			DAC0
11	P2.6	Multifunction I/O			ADC0.19
					CMP1P.8
					CMP1N.8
12	P2.5	Multifunction I/O		CLU3OUT	ADC0.18
					CMP1P.7
					CMP1N.7
13	P2.4	Multifunction I/O			ADC0.17
					CMP1P.6
					CMP1N.6
14	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.16
				CLU1B.15	CMP1P.5
				CLU2B.15	CMP1N.5
				CLU3A.15	

Table 6.1. Pin Definitions for EFM8BB3x-QFN32

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
29	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	
30	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	
31	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
32	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	
Center	GND	Ground			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
30	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	
31	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
32	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	

6.3 EFM8BB3x-QFN24 Pin Definitions






Table 6.3. Pin Definitions for EFM8BB3x-QFN24

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
2	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
3	GND	Ground			
4	VDD / VIO	Supply Power Input			
5	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
6	P3.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
7	P2.3	Multifunction I/O	Yes	P2MAT.3	DAC3
				CLU1B.15	
				CLU2B.15	
				CLU3A.15	
8	P2.2	Multifunction I/O	Yes	P2MAT.2	DAC2
				CLU1A.15	
				CLU2B.14	
				CLU3A.14	
9	P2.1	Multifunction I/O	Yes	P2MAT.1	DAC1
				CLU1B.14	
				CLU2A.15	
				CLU3B.15	
10	P2.0	Multifunction I/O	Yes	P2MAT.0	DAC0
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	
11	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.11
				CLU3OUT	CMP1P.5
				CLU0A.15	CMP1N.5
				CLU1B.12	
				CLU2A.12	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
2	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
3	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	
4	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
5	GND	Ground			
6	VDD / VIO	Supply Power Input			
7	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
8	P3.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
9	P2.3	Multifunction I/O	Yes	P2MAT.3	DAC3
				CLU1B.15	
				CLU2B.15	
				CLU3A.15	
10	P2.2	Multifunction I/O	Yes	P2MAT.2	DAC2
				CLU1A.15	
				CLU2B.14	
				CLU3A.14	

7.2 QFN32 PCB Land Pattern




Figure 7.2. QFN32 PCB Land Pattern Drawing

Table 7.2. Q	FN32 PCB Land Pattern Dimensions
--------------	----------------------------------

Dimension	Min	Мах
C1	—	4.10
C2	—	4.10
X1	—	0.2
X2	—	3.0
Y1	—	0.7
Y2	—	3.0
е	_	0.4




Figure 8.3. QFP32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

6.4 EFM8BB3x-QSOP24 Pin Definitions 5 7. QFN32 Package Specifications. 5 7.1 QFN32 Package Dimensions 5 7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Dimensions 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 Package Dimensions 5 8.2 QFP32 Package Marking 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Specifications. 6 9.2 QFN24 Package Marking 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Marking 6 10.1 QSOP24 Package Dimensions 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 PCB Land Pattern 6 10.3 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 0.10 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7		6.2 EFM8BB3x-QFP32 Pin Definitions	
7. QFN32 Package Specifications. 5 7.1 QFN32 Package Dimensions 5 7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications. 5 8. QFP32 Package Dimensions 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9. QFN24 Package Dimensions 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 10.1 QSOP24 Package Dimensions 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 PCB Land Pattern 6 10.3 QSOP24 Package Marking 7 11. Revision 1.01 7 11.1 Revision 1.01 7 11.2 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7		6.3 EFM8BB3x-QFN24 Pin Definitions	
7.1 QFN32 Package Dimensions 5 7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications. 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 Package Dimensions 5 8.2 QFP32 Package Marking 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7 <		6.4 EFM8BB3x-QSOP24 Pin Definitions	
7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Dimensions 6 10.1 QSOP24 Package Dimensions 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.4 7 11.5 Revision 0.1 7 11.6 Revision 0.1 7 <	7.	7. QFN32 Package Specifications.	
7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Specifications 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.2 7 11.6 Revision 0.1 7		7.1 QFN32 Package Dimensions	
8. QFP32 Package Specifications. 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Specifications 6 9.3 QFN24 Package Specifications 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.2 7 11.6 Revision 0.1 7		7.2 QFN32 PCB Land Pattern	
8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Marking 7 11.1 Revision History. 7 11.1 Revision 1.01 7 11.2 Revision 0.4 7 11.3 Revision 0.3 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7		7.3 QFN32 Package Marking	
8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Marking 7 11.1 Revision History. 7 11.1 Revision 1.01 7 11.2 Revision 0.4 7 11.3 Revision 0.3 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7	8.	8. QFP32 Package Specifications.	
8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Marking 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision History. 7 11.1 Revision 1.01 7 11.2 Revision 0.1 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7 11.6 Revision 0.1 7			
9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Marking 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 6 11.1 Revision History. 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7 11.6 Revision 0.1 7		8.2 QFP32 PCB Land Pattern	
9.1 QFN24 Package Dimensions		8.3 QFP32 Package Marking	
9.1 QFN24 Package Dimensions	9.	9. QFN24 Package Specifications.	63
9.2 QFN24 PCB Land Pattern			
9.3 QFN24 Package Marking			
10.1 QSOP24 Package Dimensions			
10.1 QSOP24 Package Dimensions	10	10. QSOP24 Package Specifications	67
10.2 QSOP24 PCB Land Pattern			
11. Revision History. .			
11. Revision History. .		10.3 QSOP24 Package Marking	
11.1 Revision 1.01 </td <td>11</td> <td>11. Revision History.</td> <td></td>	11	11. Revision History.	
11.3 Revision 0.4 <td></td> <td></td> <td></td>			
11.3 Revision 0.4 <td></td> <td>11.2 Revision 1.0</td> <td></td>		11.2 Revision 1.0	
11.4 Revision 0.3 <td></td> <td></td> <td></td>			
11.6 Revision 0.1			
		11.5 Revision 0.2	
Table of Contents 7		11.6 Revision 0.1	
	Та	Table of Contents	