



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Not For New Designs |
|----------------------------|---|
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 50MHz |
| Connectivity | I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 20 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V |
| Data Converters | A/D 12x10/12b SAR; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-VFQFN Exposed Pad |
| Supplier Device Package | 24-QFN (3x3) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f32i-b-qfn24r |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- · Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 49 MHz internal oscillator (HFOSC1), accurate to ±2% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External RC, CMOS, and high-frequency crystal clock options (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
 - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
 - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- · Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- · Capture on rising, falling or any edge
- · Compare function for arbitrary waveform generation
- · Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0 or comparator 1

Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- · Asynchronous transmissions and receptions
- Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive)
- 5, 6, 7, 8, or 9 bit data
- Automatic start and stop generation
- Automatic parity generation and checking
- · Single-byte buffer on transmit and receive
- Auto-baud detection
- · LIN break and sync field detection
- CTS / RTS hardware flow control

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disable to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

- Supports 3- or 4-wire master or slave modes
- · Supports external clock frequencies up to 12 Mbps in master or slave mode
- · Support for all clock phase and polarity modes
- 8-bit programmable clock rate (master)
- Programmable receive timeout (slave)
- · Two byte FIFO on transmit and receive
- · Can operate in suspend or snooze modes and wake the CPU on reception of a byte
- · Support for multiple masters on the same data lines

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- · Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds
- · Support for master, slave, and multi-master modes
- Hardware synchronization and arbitration for multi-master mode
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave and general call address recognition
- Firmware support for 10-bit slave address decoding
- · Ability to inhibit all slave states
- Programmable data setup/hold times
- · Transmit and receive FIFOs (one byte) to help increase throughput in faster applications

3.10 Bootloader

All devices come pre-programmed with a UART0 bootloader. This bootloader resides in the code security page, which is the last page of code flash; it can be erased if it is not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio by using the [Application Notes] tile.



Figure 3.2. Flash Memory Map with Bootloader - 62.5 KB Devices

| Bootloader | Pins for Bootload Communication |
|------------|---------------------------------|
| UART | TX – P0.4 |
| | RX – P0.5 |

4.1.2 Power Consumption

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|--|-----------------|--|-----|------|------|------|
| Digital Core Supply Current (G-gr | ade devices | s, -40 °C to +85 °C) | | | | |
| Normal Mode-Full speed with code | I _{DD} | F _{SYSCLK} = 49 MHz (HFOSC1) ² | | 5 | 14.4 | mA |
| | | F _{SYSCLK} = 24.5 MHz (HFOSC0) ² | — | 4.2 | 5 | mA |
| | | F _{SYSCLK} = 1.53 MHz (HFOSC0) ² | — | 625 | 820 | μA |
| | | F _{SYSCLK} = 80 kHz ³ | — | 155 | 310 | μA |
| Idle Mode-Core halted with periph- | I _{DD} | F _{SYSCLK} = 49 MHz (HFOSC1) ² | — | 3.8 | 11.8 | mA |
| erais running | | F_{SYSCLK} = 24.5 MHz (HFOSC0) ² | — | 3.14 | 3.8 | mA |
| | | F _{SYSCLK} = 1.53 MHz (HFOSC0) ² | — | 520 | 725 | μA |
| | | F _{SYSCLK} = 80 kHz ³ | — | 135 | 315 | μA |
| Suspend Mode-Core halted and | I _{DD} | LFO Running | — | 125 | 320 | μA |
| Supply monitor off. | | LFO Stopped | | 120 | 300 | μA |
| Snooze Mode-Core halted and | I _{DD} | LFO Running | — | 23 | 190 | μA |
| high frequency clocks stopped. Regulator in low-power state, Sup- ply monitor off. | | LFO Stopped | | 19 | 186 | μA |
| Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off. | I _{DD} | | _ | 120 | 300 | μA |
| Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off. | I _{DD} | | _ | 0.2 | 0.91 | μA |
| Digital Core Supply Current (I-gra | de devices, | -40 °C to +125 °C) | | | 1 | |
| Normal Mode-Full speed with code | I _{DD} | F _{SYSCLK} = 49 MHz (HFOSC1) ² | _ | 5 | 14.4 | mA |
| | | F _{SYSCLK} = 24.5 MHz (HFOSC0) ² | _ | 4.2 | 5.2 | mA |
| | | F _{SYSCLK} = 1.53 MHz (HFOSC0) ² | — | 625 | 1280 | μA |
| | | F _{SYSCLK} = 80 kHz ³ | — | 155 | 765 | μA |
| Idle Mode-Core halted with periph- | I _{DD} | F _{SYSCLK} = 49 MHz (HFOSC1) ² | — | 3.8 | 11.8 | mA |
| | | F _{SYSCLK} = 24.5 MHz (HFOSC0) ² | — | 3.14 | 4.1 | mA |
| | | F _{SYSCLK} = 1.53 MHz (HFOSC0) ² | — | 520 | 1175 | μA |
| | | F _{SYSCLK} = 80 kHz ³ | — | 135 | 750 | μA |
| Suspend Mode-Core halted and | I _{DD} | LFO Running | — | 125 | 775 | μA |
| Supply monitor off. | | LFO Stopped | _ | 120 | 755 | μA |
| Snooze Mode-Core halted and | I _{DD} | LFO Running | | 23 | 615 | μA |
| Regulator in low-power state, Sup- ply monitor off. | | LFO Stopped | _ | 19 | 610 | μA |

Table 4.2. Power Consumption

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|---------------------|------------------------------|-----|------|------|------|
| Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off. | I _{DD} | | _ | 120 | 740 | μA |
| Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off. | I _{DD} | | _ | 0.2 | 4.5 | μA |
| Analog Peripheral Supply Current | ts (-40 °C to | +125 °C) | | | | |
| High-Frequency Oscillator 0 | I _{HFOSC0} | Operating at 24.5 MHz, | — | 120 | 135 | μA |
| | | T _A = 25 °C | | | | |
| High-Frequency Oscillator 1 | I _{HFOSC1} | Operating at 49 MHz, | — | 770 | 1200 | μA |
| | | T _A = 25 °C | | | | |
| Low-Frequency Oscillator | I _{LFOSC} | Operating at 80 kHz, | _ | 3.7 | 6 | μA |
| | | T _A = 25 °C | | | | |
| ADC0 ⁴ | I _{ADC} | High Speed Mode | — | 1210 | 1600 | μA |
| | | 1 Msps, 10-bit conversions | | | | |
| | | Normal bias settings | | | | |
| | | V _{DD} = 3.0 V | | | | |
| | | Low Power Mode | _ | 415 | 560 | μA |
| | | 350 ksps, 12-bit conversions | | | | |
| | | Low power bias settings | | | | |
| | | V _{DD} = 3.0 V | | | | |
| Internal ADC0 Reference ⁵ | I _{VREFFS} | High Speed Mode | _ | 700 | 790 | μA |
| | | Low Power Mode | — | 170 | 210 | μA |
| On-chip Precision Reference | I _{VREFP} | | | 75 | _ | μA |
| Temperature Sensor | I _{TSENSE} | | | 68 | 120 | μA |
| Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3) ⁶ | I _{DAC} | | _ | 125 | — | μA |
| Comparators (CMP0, CMP1) | I _{CMP} | CPMD = 11 | — | 0.5 | — | μA |
| | | CPMD = 10 | | 3 | _ | μA |
| | | CPMD = 01 | | 10 | | μA |
| | | CPMD = 00 | — | 25 | — | μA |
| Comparator Reference | I _{CPREF} | | — | 24 | | μA |
| Voltage Supply Monitor (VMON0) | I _{VMON} | | | 15 | 20 | μΑ |

Table 4.12. DACs

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|---------------------------------------|--|-------|---------|-----------------|-------------------|
| Resolution | N _{bits} | | | 12 | | Bits |
| Throughput Rate | f _S | | | | 200 | ksps |
| Integral Nonlinearity | INL | DAC0 and DAC2 | -11.5 | -1.77 / | 11.5 | LSB |
| | | T _A = -40 °C to 125 °C (I-grade parts only) | | 1.56 | | |
| | | DAC0 and DAC3 | -13.5 | -2.73 / | 13.5 | LSB |
| | | T _A = -40 °C to 125 °C (I-grade parts only) | | 1.11 | | |
| Differential Nonlinearity | DNL | | -1 | | 1 | LSB |
| Output Noise | VREF = | | — | 110 | — | μV _{RMS} |
| | $f_{\rm S}$ = 0.1 Hz to 300 kHz | | | | | |
| Slew Rate | SLEW | | _ | ±1 | _ | V/µs |
| Output Settling Time to 1% Full- scale | t SETTLE | V _{OUT} change between 25% and 75% Full Scale | _ | 2.6 | 5 | μs |
| Power-on Time | t _{PWR} | | — | _ | 10 | μs |
| Voltage Reference Range | V _{REF} | | 1.15 | | V _{DD} | V |
| Power Supply Rejection Ratio | PSRR | DC, V _{OUT} = 50% Full Scale | — | 78 | — | dB |
| Total Harmonic Distortion | THD | V _{OUT} = 10 kHz sine wave, 10% to 90% | 54 | | | dB |
| Offset Error | E _{OFF} | VREF = 2.4 V | -8 | 0 | 8 | LSB |
| Full-Scale Error | E _{FS} | VREF = 2.4 V | -13 | ±5 | 13 | LSB |
| External Load Impedance | R _{LOAD} | | 2 | | | kΩ |
| External Load Capacitance ¹ | C _{LOAD} | | — | — | 100 | pF |

Note:

1. No minimum external load capacitance is required. However, under low loading conditions, it is possible for the DAC output to glitch during start-up. If smooth start-up is required, the minimum loading capacitance at the pin should be a minimum of 10 pF.

4.1.13 Comparators

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--------------------------------|--------------------|----------------------|-----|------|-----|------|
| Response Time, CPMD = 00 | t _{RESP0} | +100 mV Differential | | 100 | _ | ns |
| (Highest Speed) | | -100 mV Differential | | 150 | _ | ns |
| Response Time, CPMD = 11 (Low- | t _{RESP3} | +100 mV Differential | | 1.5 | _ | μs |
| est Power) | | -100 mV Differential | | 3.5 | | μs |
| Positive Hysteresis | HYS _{CP+} | CPHYP = 00 | | 0.4 | _ | mV |
| Mode 0 (CPMD = 00) | | CPHYP = 01 | | 8 | | mV |
| | | CPHYP = 10 | | 16 | | mV |
| | | CPHYP = 11 | | 32 | _ | mV |
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | | -0.4 | | mV |
| <i>l</i> lode 0 (CPMD = 00) | | CPHYN = 01 | | -8 | _ | mV |
| | | CPHYN = 10 | _ | -16 | _ | mV |
| | | CPHYN = 11 | | -32 | _ | mV |
| Positive Hysteresis | HYS _{CP+} | CPHYP = 00 | _ | 0.5 | _ | mV |
| Mode 1 (CPMD = 01) | | CPHYP = 01 | _ | 6 | _ | mV |
| | | CPHYP = 10 | _ | 12 | _ | mV |
| | | CPHYP = 11 | _ | 24 | _ | mV |
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | _ | -0.5 | _ | mV |
| Mode 1 (CPMD = 01) | | CPHYN = 01 | _ | -6 | _ | mV |
| | | CPHYN = 10 | _ | -12 | _ | mV |
| | | CPHYN = 11 | _ | -24 | _ | mV |
| Positive Hysteresis | HYS _{CP+} | CPHYP = 00 | _ | 0.7 | _ | mV |
| Mode 2 (CPMD = 10) | | CPHYP = 01 | _ | 4.5 | _ | mV |
| | | CPHYP = 10 | _ | 9 | _ | mV |
| | | CPHYP = 11 | _ | 18 | _ | mV |
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | _ | -0.6 | _ | mV |
| Mode 2 (CPMD = 10) | | CPHYN = 01 | _ | -4.5 | _ | mV |
| | | CPHYN = 10 | _ | -9 | _ | mV |
| | | CPHYN = 11 | _ | -18 | _ | mV |
| Positive Hysteresis | HYS _{CP+} | CPHYP = 00 | _ | 1.5 | _ | mV |
| Mode 3 (CPMD = 11) | | CPHYP = 01 | _ | 4 | _ | mV |
| | | CPHYP = 10 | _ | 8 | _ | mV |
| | | CPHYP = 11 | | 16 | _ | mV |

Table 4.13. Comparators

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-----------------------------------|--------------------|------------------------|-------|------|-----------------------|------|
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | — | -1.5 | — | mV |
| Mode 3 (CPMD = 11) | | CPHYN = 01 | _ | -4 | — | mV |
| | | CPHYN = 10 | — | -8 | — | mV |
| | | CPHYN = 11 | — | -16 | _ | mV |
| Input Range (CP+ or CP-) | V _{IN} | | -0.25 | _ | V _{IO} +0.25 | V |
| Input Pin Capacitance | C _{CP} | | _ | 7.5 | _ | pF |
| Internal Reference DAC Resolution | N _{bits} | | | 6 | | bits |
| Common-Mode Rejection Ratio | CMRR _{CP} | | — | 70 | _ | dB |
| Power Supply Rejection Ratio | PSRR _{CP} | | _ | 72 | _ | dB |
| Input Offset Voltage | V _{OFF} | T _A = 25 °C | -10 | 0 | 10 | mV |
| Input Offset Tempco | TC _{OFF} | | _ | 3.5 | _ | μV/° |

4.1.14 Configurable Logic

Table 4.14. Configurable Logic

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--------------------|------------------|------------------------------|-----|-----|-------|------|
| Propagation Delay | t _{DLY} | Through single CLU | — | _ | 35.3 | ns |
| | | Using an external pin | | | | |
| | | Through single CLU | — | 3 | — | ns |
| | | Using an internal connection | | | | |
| Clocking Frequency | F _{CLK} | 1 or 2 CLUs Cascaded | — | — | 73.5 | MHz |
| | | 3 or 4 CLUs Cascaded | | _ | 36.75 | MHz |

4.1.16 SMBus

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit | | | |
|---|-------------------------------|----------------|-----------------|-----|------------------|------|--|--|--|
| Standard Mode (100 kHz Class) | Standard Mode (100 kHz Class) | | | | | | | | |
| I2C Operating Frequency | f _{I2C} | | 0 | _ | 70 ² | kHz | | | |
| SMBus Operating Frequency | f _{SMB} | | 40 ¹ | _ | 70 ² | kHz | | | |
| Bus Free Time Between STOP and START Conditions | t _{BUF} | | 9.4 | _ | _ | μs | | | |
| Hold Time After (Repeated) START Condition | t _{HD:STA} | | 4.7 | — | _ | μs | | | |
| Repeated START Condition Setup Time | t _{SU:STA} | | 9.4 | | _ | μs | | | |
| STOP Condition Setup Time | t _{SU:STO} | | 9.4 | — | _ | μs | | | |
| Data Hold Time | t _{HD:DAT} | | 0 | _ | — | μs | | | |
| Data Setup Time | t _{SU:DAT} | | 4.7 | _ | — | μs | | | |
| Detect Clock Low Timeout | t _{TIMEOUT} | | 25 | _ | _ | ms | | | |
| Clock Low Period | t _{LOW} | | 4.7 | _ | _ | μs | | | |
| Clock High Period | tніgн | | 9.4 | _ | 50 ³ | μs | | | |
| Fast Mode (400 kHz Class) | | | | | | | | | |
| I2C Operating Frequency | f _{I2C} | | 0 | _ | 256 ² | kHz | | | |
| SMBus Operating Frequency | f _{SMB} | | 40 ¹ | _ | 256 ² | kHz | | | |
| Bus Free Time Between STOP and START Conditions | t _{BUF} | | 2.6 | | _ | μs | | | |
| Hold Time After (Repeated) START Condition | t _{HD:STA} | | 1.3 | _ | _ | μs | | | |
| Repeated START Condition Setup Time | t _{SU:STA} | | 2.6 | _ | _ | μs | | | |
| STOP Condition Setup Time | t _{SU:STO} | | 2.6 | _ | _ | μs | | | |
| Data Hold Time | t _{HD:DAT} | | 0 | _ | — | μs | | | |
| Data Setup Time | t _{SU:DAT} | | 1.3 | — | — | μs | | | |
| Detect Clock Low Timeout | t _{TIMEOUT} | | 25 | — | — | ms | | | |
| Clock Low Period | t _{LOW} | | 1.3 | _ | — | μs | | | |
| Clock High Period | t _{HIGH} | | 2.6 | | 50 ³ | μs | | | |

Table 4.16. SMBus Peripheral Timing Performance (Master Mode)

Note:

1. The minimum SMBus frequency is limited by the maximum Clock High Period requirement of the SMBus specification.

2. The maximum I2C and SMBus frequencies are limited by the minimum Clock Low Period requirements of their respective specifications.

3. SMBus has a maximum requirement of 50 µs for Clock High Period. Operating frequencies lower than 40 kHz will be longer than 50 µs. I2C can support periods longer than 50 µs.

| Parameter | Symbol | Clocks |
|---|---------------------|----------------------|
| SMBus Operating Frequency | f _{SMB} | f _{CSO} / 3 |
| Bus Free Time Between STOP and START Conditions | t _{BUF} | 2 / f _{CSO} |
| Hold Time After (Repeated) START Condition | t _{HD:STA} | 1 / f _{CSO} |
| Repeated START Condition Setup Time | t _{SU:STA} | 2 / f _{CSO} |
| STOP Condition Setup Time | t _{SU:STO} | 2 / f _{CSO} |
| Clock Low Period | t _{LOW} | 1 / f _{CSO} |
| Clock High Period | t _{HIGH} | 2 / f _{CSO} |
| Note: 1. f _{CSO} is the SMBus peripheral clock source overflow frequency. | | |

Table 4.17. SMBus Peripheral Timing Formulas (Master Mode)



Figure 4.1. SMBus Peripheral Timing Diagram (Master Mode)

4.2 Thermal Conditions

Table 4.18. Thermal Conditions

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--------------------|-----------------|-----------------|-----|-----|-----|------|
| Thermal Resistance | θ _{JA} | QFN24 Packages | — | 30 | _ | °C/W |
| | | QFN32 Packages | — | 26 | _ | °C/W |
| | | QFP32 Packages | — | 80 | — | °C/W |
| | | QSOP24 Packages | — | 65 | — | °C/W |
| Note: | | | | | | |

1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

5. Typical Connection Diagrams

5.1 Power

Figure 5.1 Power Connection Diagram on page 33 shows a typical connection diagram for the power pins of the device.



Figure 5.1. Power Connection Diagram

5.2 Debug

The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connected to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin sharing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections can be omitted.

For more information on debug connections, see the example schematics and information available in AN127: "Pin Sharing Techniques for the C2 Interface." Application notes can be found on the Silicon Labs website (http://www.silabs.com/8bit-appnotes) or in Simplicity Studio.



Figure 5.2. Debug Connection Diagram

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN203: "8-bit MCU Printed Circuit Board Design Notes" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 15 | P2.2 | Multifunction I/O | Yes | P2MAT.2 | ADC0.15 |
| | | | | CLU2OUT | CMP1P.4 |
| | | | | CLU1A.15 | CMP1N.4 |
| | | | | CLU2B.14 | |
| | | | | CLU3A.14 | |
| 16 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | ADC0.14 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | CLU1B.14 | CMP1N.3 |
| | | | | CLU2A.15 | |
| | | | | CLU3B.15 | |
| 17 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | CMP1P.2 |
| | | | | I2C0_SDA | CMP1N.2 |
| | | | | CLU1A.14 | |
| | | | | CLU2A.14 | |
| | | | | CLU3B.14 | |
| 18 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.13 |
| | | | | CLU0B.15 | CMP0P.9 |
| | | | | CLU1B.13 | CMP0N.9 |
| | | | | CLU2A.13 | |
| 19 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.12 |
| | | | | CLU0A.15 | |
| | | | | CLU1B.12 | |
| | | | | CLU2A.12 | |
| 20 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.11 |
| | | | | CLU0B.14 | |
| | | | | CLU1A.13 | |
| | | | | CLU2B.13 | |
| 21 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.10 |
| | | | | CLU0A.14 | |
| | | | | CLU1A.12 | |
| | | | | CLU2B.12 | |
| 22 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | ADC0.9 |
| | | | | CLU0B.13 | |
| | | | | CLU1B.11 | |
| | | | | CLU2B.11 | |
| | | | | CLU3A.13 | |



Figure 6.2. EFM8BB3x-QFP32 Pinout

| Table 6.2. | Pin Definitions | for EFM8BB3x-QFP32 |
|------------|------------------------|--------------------|
|------------|------------------------|--------------------|

| Pin | Pin Name | Description | Crossbar Capability | Additional Digital | Analog Functions |
|--------|----------|------------------------|---------------------|--------------------|------------------|
| Number | | | | Functions | |
| 1 | P0.0 | Multifunction I/O | Yes | P0MAT.0 | VREF |
| | | | | INT0.0 | |
| | | | | INT1.0 | |
| | | | | CLU0A.8 | |
| | | | | CLU2A.8 | |
| | | | | CLU3B.8 | |
| 2 | GND | Ground | | | |
| 3 | VIO | I/O Supply Power Input | | | |
| 4 | VDD | Supply Power Input | | | |
| 5 | RSTb / | Active-low Reset / | | | |
| | С2СК | C2 Debug Clock | | | |

6.3 EFM8BB3x-QFN24 Pin Definitions





Table 6.3. Pin Definitions for EFM8BB3x-QFN24

| Pin | Pin Name | Description | Crossbar Capability | Additional Digital | Analog Functions |
|--------|----------|-------------------|---------------------|--------------------|------------------|
| Number | | | | runctions | |
| 1 | P0.1 | Multifunction I/O | Yes | P0MAT.1 | ADC0.0 |
| | | | | INT0.1 | CMP0P.0 |
| | | | | INT1.1 | CMP0N.0 |
| | | | | CLU0B.8 | AGND |
| | | | | CLU2A.9 | |
| | | | | CLU3B.9 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 12 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.10 |
| | | | | CLU2OUT | CMP1P.4 |
| | | | | CLU0B.14 | CMP1N.4 |
| | | | | CLU1A.13 | |
| | | | | CLU2B.13 | |
| 13 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.9 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | CLU0A.14 | CMP1N.3 |
| | | | | CLU1A.12 | |
| | | | | CLU2B.12 | |
| 14 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | CMP1P.2 |
| | | | | I2C0_SDA | CMP1N.2 |
| | | | | CLU0B.13 | |
| | | | | CLU1B.11 | |
| | | | | CLU2B.11 | |
| | | | | CLU3A.13 | |
| 15 | GND | Ground | | | |
| 16 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.8 |
| | | | | CLU0A.13 | |
| | | | | CLU1A.11 | |
| | | | | CLU2B.10 | |
| | | | | CLU3A.12 | |
| 17 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.7 |
| | | | | CLU0B.12 | |
| | | | | CLU1B.10 | |
| | | | | CLU2A.11 | |
| | | | | CLU3B.13 | |
| 18 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.6 |
| | | | | CLU0A.12 | |
| | | | | CLU1A.10 | |
| | | | | CLU2A.10 | |
| | | | | CLU3B.12 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 24 | P0.2 | Multifunction I/O | Yes | P0MAT.2 | XTAL1 |
| | | | | INT0.2 | ADC0.1 |
| | | | | INT1.2 | CMP0P.1 |
| | | | | CLU0OUT | CMP0N.1 |
| | | | | CLU0A.9 | |
| | | | | CLU2B.8 | |
| | | | | CLU3A.8 | |
| Center | GND | Ground | | | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 11 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | DAC1 |
| | | | | CLU1B.14 | |
| | | | | CLU2A.15 | |
| | | | | CLU3B.15 | |
| 12 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | DAC0 |
| | | | | CLU1A.14 | |
| | | | | CLU2A.14 | |
| | | | | CLU3B.14 | |
| 13 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.12 |
| | | | | CLU0B.15 | CMP1P.6 |
| | | | | CLU1B.13 | CMP1N.6 |
| | | | | CLU2A.13 | |
| 14 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.11 |
| | | | | CLU3OUT | CMP1P.5 |
| | | | | CLU0A.15 | CMP1N.5 |
| | | | | CLU1B.12 | |
| | | | | CLU2A.12 | |
| 15 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.10 |
| | | | | CLU2OUT | CMP1P.4 |
| | | | | CLU0B.14 | CMP1N.4 |
| | | | | CLU1A.13 | |
| | | | | CLU2B.13 | |
| 16 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.9 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | CLU0A.14 | CMP1N.3 |
| | | | | CLU1A.12 | |
| | | | | CLU2B.12 | |
| 17 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | CMP1P.2 |
| | | | | I2C0_SDA | CMP1N.2 |
| | | | | CLU0B.13 | |
| | | | | CLU1B.11 | |
| | | | | CLU2B.11 | |
| | | | | CLU3A.13 | |

| Dimension | Min | Тур | Мах | | |
|-----------|------|------|-----|--|--|
| ааа | 0.20 | | | | |
| bbb | 0.20 | | | | |
| ссс | 0.10 | | | | |
| ddd | | 0.20 | | | |
| theta | 0° | 3.5° | 7° | | |
| Note: | | | | | |

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Silicon Labs



Simplicity Studio⁴

Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







www.silabs.com/quality

Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com