
# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Discontinued at Digi-Key
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I <sup>2</sup> C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	29
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x10/12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f32i-b-qfn32

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## EFM8BB3 Data Sheet Ordering Information

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	Voltage DACs	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8BB31F64G-B-QSOP24	64	4352	21	4	13	6	7	Yes	-40 to +85 °C	QSOP24
EFM8BB31F32G-B-QFN32	32	2304	29	2 <sup>1</sup>	20	10	9	Yes	-40 to +85 °C	QFN32
EFM8BB31F32G-B-QFP32	32	2304	28	2 <sup>1</sup>	20	10	9	Yes	-40 to +85 °C	QFP32
EFM8BB31F32G-B-QFN24	32	2304	20	2 <sup>1</sup>	12	6	6	Yes	-40 to +85 °C	QFN24
EFM8BB31F32G-B-QSOP24	32	2304	21	2 <sup>1</sup>	13	6	7	Yes	-40 to +85 °C	QSOP24
EFM8BB31F16G-B-QFN32	16	2304	29	2 <sup>1</sup>	20	10	9	Yes	-40 to +85 °C	QFN32
EFM8BB31F16G-B-QFP32	16	2304	28	2 <sup>1</sup>	20	10	9	Yes	-40 to +85 °C	QFP32
EFM8BB31F16G-B-QFN24	16	2304	20	2 <sup>1</sup>	12	6	6	Yes	-40 to +85 °C	QFN24
EFM8BB31F16G-B-QSOP24	16	2304	21	2 <sup>1</sup>	13	6	7	Yes	-40 to +85 °C	QSOP24
EFM8BB31F64I-B-QFN32	64	4352	29	4	20	10	9	Yes	-40 to +125 °C	QFN32
EFM8BB31F64I-B-QFP32	64	4352	28	4	20	10	9	Yes	-40 to +125 °C	QFP32
EFM8BB31F64I-B-QFN24	64	4352	20	4	12	6	6	Yes	-40 to +125 °C	QFN24
EFM8BB31F64I-B-QSOP24	64	4352	21	4	13	6	7	Yes	-40 to +125 °C	QSOP24
EFM8BB31F32I-B-QFN32	32	2304	29	2 <sup>1</sup>	20	10	9	Yes	-40 to +125 °C	QFN32
EFM8BB31F32I-B-QFP32	32	2304	28	2 <sup>1</sup>	20	10	9	Yes	-40 to +125 °C	QFP32
EFM8BB31F32I-B-QFN24	32	2304	20	2 <sup>1</sup>	12	6	6	Yes	-40 to +125 °C	QFN24
EFM8BB31F32I-B-QSOP24	32	2304	21	2 <sup>1</sup>	13	6	7	Yes	-40 to +125 °C	QSOP24
EFM8BB31F16I-B-QFN32	16	2304	29	2 <sup>1</sup>	20	10	9	Yes	-40 to +125 °C	QFN32
EFM8BB31F16I-B-QFP32	16	2304	28	2 <sup>1</sup>	20	10	9	Yes	-40 to +125 °C	QFP32
EFM8BB31F16I-B-QFN24	16	2304	20	2 <sup>1</sup>	12	6	6	Yes	-40 to +125 °C	QFN24
EFM8BB31F16I-B-QSOP24	16	2304	21	2 <sup>1</sup>	13	6	7	Yes	-40 to +125 °C	QSOP24

1. DAC0 and DAC1 are enabled on devices with 2 DACs available.

# Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- · Clock sources for all timers include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8
- · LFOSC0 divided by 8 may be used to clock Timer 3 and Timer 4 in active or suspend/snooze power modes
- Timer 4 is a low-power wake source, and can be chained together with Timer 3
- 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- · External pin capture
- LFOSC0 capture
- Comparator 0 capture
- Configurable Logic output capture

## Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- · Programmable timeout interval
- · Runs from the low-frequency oscillator
- · Lock-out feature to prevent any modification until a system reset

#### 3.6 Communications and Other Digital Peripherals

#### Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions.
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 8- or 9-bit data.
- Automatic start and stop generation.
- · Single-byte FIFO on transmit and receive.

Device Package	Pin for Bootload Mode Entry
QFN32	P3.7 / C2D
QFP32	P3.7 / C2D
QFN24	P3.0 / C2D
QSOP24	P3.0 / C2D

# Table 3.3. Summary of Pins for Bootload Mode Entry

# 4.1.4 Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time <sup>1 ,2</sup>	t <sub>WRITE</sub>	One Byte,	19	20	21	μs
		F <sub>SYSCLK</sub> = 24.5 MHz				
Erase Time <sup>1,2</sup>	t <sub>ERASE</sub>	One Page,	5.2	5.35	5.5	ms
		F <sub>SYSCLK</sub> = 24.5 MHz				
V <sub>DD</sub> Voltage During Programming <sup>3</sup>	V <sub>PROG</sub>		2.2	—	3.6	V
Endurance (Write/Erase Cycles)	N <sub>WE</sub>		20k	100k	—	Cycles
CRC Calculation Time	t <sub>CRC</sub>	One 256-Byte Block	_	5.5	_	μs
		SYSCLK = 49 MHz				

## Table 4.4. Flash Memory

#### Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.

3. Flash can be safely programmed at any voltage above the supply monitor threshold (V<sub>VDDM</sub>).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

## 4.1.5 Power Management Timing

## Table 4.5. Power Management Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Idle Mode Wake-up Time	t <sub>IDLEWK</sub>		2	_	3	SYSCLKs
Suspend Mode Wake-up Time	t <sub>SUS-</sub>	SYSCLK = HFOSC0	—	170	—	ns
	PENDWK	CLKDIV = 0x00				
Snooze Mode Wake-up Time	<b>t</b> SLEEPWK	SYSCLK = HFOSC0	_	12	—	μs
		CLKDIV = 0x00				

# 4.1.8 Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f <sub>XTAL</sub>		0.02	_	25	MHz
Crystal Drive Current	I <sub>XTAL</sub>	XFCN = 0	_	0.5	_	μA
		XFCN = 1	_	1.5	—	μA
		XFCN = 2	_	4.8	—	μA
		XFCN = 3	_	14	_	μA
		XFCN = 4	_	40	—	μA
		XFCN = 5	_	120	_	μA
	XFCN = 6	_	550	_	μA	
		XFCN = 7	_	2.6	-	mA

# Table 4.8. Crystal Oscillator

EFM8BB3 Data Sheet Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Note: 1. Conversion Time does not inclu	U					
where RPT is the number of co 2. Absolute input pin voltage is lim	nversions re ited by the \	IUMBITS + 1) × T(SARCLK)] + (T(AD( presented by the ADRPT field and AE / <sub>IO</sub> supply. since the specification is measured us	OCCLK is the			

# 4.1.10 Voltage Reference

Table 4.10.	Voltage	Reference
-------------	---------	-----------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Internal Fast Settling Reference						
Output Voltage	V <sub>REFFS</sub>		1.62	1.65	1.68	V
(Full Temperature and Supply Range)						
Temperature Coefficient	TC <sub>REFFS</sub>		_	50	—	ppm/°C
Turn-on Time	t <sub>REFFS</sub>				1.5	μs
Power Supply Rejection	PSRR <sub>REF</sub> FS		—	400	_	ppm/V
On-chip Precision Reference						
Valid Supply Range	V <sub>DD</sub>	1.2 V Output	2.2		3.6	V
		2.4 V Output	2.7	_	3.6	V
Output Voltage	V <sub>REFP</sub>	1.2 V Output, V <sub>DD</sub> = 3.3 V, T = 25 °C	1.195	1.2	1.205	V
		1.2 V Output	1.18	1.2	1.22	V
		2.4 V Output, V <sub>DD</sub> = 3.3 V, T = 25 °C	2.39	2.4	2.41	V
		2.4 V Output	2.36	2.4	2.44	V
Turn-on Time, settling to 0.5 LSB	t <sub>VREFP</sub>	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	_	3	_	ms
		0.1 µF ceramic bypass on VREF pin	—	100	_	μs
Load Regulation	LR <sub>VREFP</sub>	VREF = 2.4 V, Load = 0 to 200 $\mu$ A to GND	_	8	_	μV/μΑ
		VREF = 1.2 V, Load = 0 to 200 μA to GND	_	5	_	μV/μΑ
Load Capacitor	C <sub>VREFP</sub>	Load = 0 to 200 µA to GND	0.1	_	_	μF
Short-circuit current	ISC <sub>VREFP</sub>		_	_	8	mA
Power Supply Rejection	PSRR <sub>VRE</sub>		_	75	-	dB
External Reference		1		1		1
Input Current	I <sub>EXTREF</sub>	ADC Sample Rate = 800 ksps; VREF = 3.0 V	_	5	_	μΑ

# 4.1.11 Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V <sub>OFF</sub>	T <sub>A</sub> = 0 °C		751	—	mV
Offset Error <sup>1</sup>	E <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	19	—	mV
Slope	М			2.82		mV/°C
Slope Error <sup>1</sup>	E <sub>M</sub>		_	29	_	μV/°C
Linearity	LIN	T = -40 °C to 85 °C	_	±0.4	_	°C
		T = -40 °C to 125 °C (I-grade parts only)	_	-0.6 to 1.2	_	°C
Turn-on Time	t <sub>ON</sub>			3.5	_	μs
Note:			1			1

## Table 4.11. Temperature Sensor

1. Represents one standard deviation from the mean.

# 4.1.15 Port I/O

## Table 4.15. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Output High Voltage (High Drive)	V <sub>OH</sub>	I <sub>OH</sub> = -7 mA, V <sub>IO</sub> ≥ 3.0 V	V <sub>IO</sub> - 0.7	_	—	V
		$I_{OH}$ = -3.3 mA, 2.2 V ≤ V <sub>IO</sub> < 3.0 V	V <sub>IO</sub> x 0.8	_	_	V
		$I_{OH}$ = -1.8 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Output Low Voltage (High Drive)	V <sub>OL</sub>	I <sub>OL</sub> = 13.5 mA, V <sub>IO</sub> ≥ 3.0 V		_	0.6	V
		$I_{OL}$ = 7 mA, 2.2 V ≤ $V_{IO}$ < 3.0 V			V <sub>IO</sub> x 0.2	V
		$I_{OL}$ = 3.6 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Output High Voltage (Low Drive)	V <sub>OH</sub>	I <sub>OH</sub> = -4.75 mA, V <sub>IO</sub> ≥ 3.0 V	V <sub>IO</sub> - 0.7	_	_	V
		$I_{OH}$ = -2.25 mA, 2.2 V ≤ V <sub>IO</sub> < 3.0 V	V <sub>IO</sub> x 0.8	_	—	V
		$I_{OH}$ = -1.2 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Output Low Voltage (Low Drive)	V <sub>OL</sub>	I <sub>OL</sub> = 6.5 mA, V <sub>IO</sub> ≥ 3.0 V	—	—	0.6	V
		$I_{OL}$ = 3.5 mA, 2.2 V ≤ V <sub>IO</sub> < 3.0 V	—	_	V <sub>IO</sub> x 0.2	V
		$I_{OL}$ = 1.8 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Input High Voltage	V <sub>IH</sub>		0.7 x	_	—	V
			V <sub>IO</sub>			
Input Low Voltage	V <sub>IL</sub>		—	_	0.3 x	V
					V <sub>IO</sub>	
Pin Capacitance	C <sub>IO</sub>		—	7	—	pF
Weak Pull-Up Current	I <sub>PU</sub>	V <sub>DD</sub> = 3.6	-30	-20	-10	μA
(V <sub>IN</sub> = 0 V)						
Input Leakage (Pullups off or Ana- log)	I <sub>LK</sub>	GND < V <sub>IN</sub> < V <sub>IO</sub>	-1.1	_	4	μA
Input Leakage Current with VIN	I <sub>LK</sub>	$V_{IO} < V_{IN} < V_{IO} + 2.5 V$	0	5	150	μA
above V <sub>IO</sub>		Any pin except P3.0, P3.1, P3.2, or P3.3				

#### 4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.19 Absolute Maximum Ratings on page 32 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

## Table 4.19. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Max	Unit
Ambient Temperature Under Bias	T <sub>BIAS</sub>		-55	125	°C
Storage Temperature	T <sub>STG</sub>		-65	150	°C
Voltage on VDD	V <sub>DD</sub>		GND-0.3	4.2	V
Voltage on VIO <sup>2</sup>	V <sub>IO</sub>		GND-0.3	V <sub>DD</sub> +0.3	V
Voltage on I/O pins or RSTb, excluding	V <sub>IN</sub>	V <sub>IO</sub> > 3.3 V	GND-0.3	5.8	V
P2.0-P2.3 (QFN24 and QSOP24) or P3.0-P3.3 (QFN32 and QFP32)		V <sub>IO</sub> < 3.3 V	GND-0.3	V <sub>IO</sub> +2.5	V
Voltage on P2.0-P2.3 (QFN24 and QSOP24) or P3.0-P3.3 (QFN32 and QFP32)	V <sub>IN</sub>		GND-0.3	V <sub>DD</sub> +0.3	V
Total Current Sunk into Supply Pin	I <sub>VDD</sub>		-	200	mA
Total Current Sourced out of Ground Pin	I <sub>GND</sub>		200	_	mA
Current Sourced or Sunk by any I/O Pin or RSTb	I <sub>IO</sub>		-100	100	mA
Operating Junction Temperature	TJ	$T_A = -40 \ ^\circ C$ to 85 $^\circ C$	-40	105	°C
		$T_A$ = -40 °C to 125 °C (I-grade parts only)	-40	130	°C

#### Note:

1. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	VIO	I/O Supply Power Input			
3	VDD	Supply Power Input			
4	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
5	P3.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
6	P3.4	Multifunction I/O			
7	P3.3	Multifunction I/O			DAC3
8	P3.2	Multifunction I/O			DAC2
9	P3.1	Multifunction I/O			DAC1
10	P3.0	Multifunction I/O			DAC0
11	P2.6	Multifunction I/O			ADC0.19
					CMP1P.8
					CMP1N.8
12	P2.5	Multifunction I/O		CLU3OUT	ADC0.18
					CMP1P.7
					CMP1N.7
13	P2.4	Multifunction I/O			ADC0.17
					CMP1P.6
					CMP1N.6
14	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.16
				CLU1B.15	CMP1P.5
				CLU2B.15	CMP1N.5
				CLU3A.15	

# Table 6.1. Pin Definitions for EFM8BB3x-QFN32





Figure 6.2. EFM8BB3x-QFP32 Pinout

Table 6.2.	<b>Pin Definitions</b>	for EFM8BB3x-QFP32
------------	------------------------	--------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	GND	Ground			
3	VIO	I/O Supply Power Input			
4	VDD	Supply Power Input			
5	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			

## 6.3 EFM8BB3x-QFN24 Pin Definitions





## Table 6.3. Pin Definitions for EFM8BB3x-QFN24

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
24	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
Center	GND	Ground			

#### 8.2 QFP32 PCB Land Pattern




Figure 8.2. QFP32 PCB Land Pattern Drawing

Table 8.2.	QFP32 PCB Land Pattern Dimension	s
------------	----------------------------------	---

Dimension	Min	Мах	
C1	8.40	8.50	
C2	8.40	8.50	
E	0.80 BSC		
X1	0.55		
Y1	1.5		

#### Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

## 9.2 QFN24 PCB Land Pattern




Figure 9.2. QFN24 PCB Land Pattern Drawing

# Table 9.2. QFN24 PCB Land Pattern Dimensions

Dimension	Min	Мах	
C1	3.00		
C2	3.00		
е	0.4 REF		
X1	0.20		
X2	1.80		
Y1	0.80		
Y2	1.80		
Y3	0.4		
f	2.50 REF		
С	0.25 0.35		

Dimension	Min	Тур	Max
ааа		0.20	
bbb	0.18		
ссс	0.10		
ddd	0.10		

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-137, variation AE.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 10.2 QSOP24 PCB Land Pattern




Figure 10.2. QSOP24 PCB Land Pattern Drawing

Dimension	Min	Мах	
С	5.20	5.30	
E	0.635 BSC		
x	0.30	0.40	
Y	1.50	1.60	

#### Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This land pattern design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



Figure 10.3. QSOP24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

Silicon Labs



Simplicity Studio<sup>4</sup>

## **Simplicity Studio**

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







www.silabs.com/quality

Support and Community community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

# http://www.silabs.com