



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	29
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25К х 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x10/12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f32i-b-qfn32r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- · Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 49 MHz internal oscillator (HFOSC1), accurate to ±2% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External RC, CMOS, and high-frequency crystal clock options (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
 - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
 - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- · Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- · Capture on rising, falling or any edge
- · Compare function for arbitrary waveform generation
- · Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0 or comparator 1

Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- · Clock sources for all timers include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8
- · LFOSC0 divided by 8 may be used to clock Timer 3 and Timer 4 in active or suspend/snooze power modes
- Timer 4 is a low-power wake source, and can be chained together with Timer 3
- 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- · External pin capture
- LFOSC0 capture
- Comparator 0 capture
- Configurable Logic output capture

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- · Programmable timeout interval
- · Runs from the low-frequency oscillator
- · Lock-out feature to prevent any modification until a system reset

3.6 Communications and Other Digital Peripherals

Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions.
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 8- or 9-bit data.
- Automatic start and stop generation.
- · Single-byte FIFO on transmit and receive.

4.1.4 Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time ^{1,2}	t _{WRITE}	One Byte,	19	20	21	μs
		F _{SYSCLK} = 24.5 MHz				
Erase Time ^{1,2}	t _{ERASE}	One Page,	5.2	5.35	5.5	ms
		F _{SYSCLK} = 24.5 MHz				
V _{DD} Voltage During Programming ³	V _{PROG}		2.2	_	3.6	V
Endurance (Write/Erase Cycles)	N _{WE}		20k	100k	—	Cycles
CRC Calculation Time	t _{CRC}	One 256-Byte Block	_	5.5	_	μs
		SYSCLK = 49 MHz				

Table 4.4. Flash Memory

Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.

3. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

4.1.5 Power Management Timing

Table 4.5. Power Management Timing

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Idle Mode Wake-up Time	t _{IDLEWK}		2		3	SYSCLKs
Suspend Mode Wake-up Time	t _{SUS-}	SYSCLK = HFOSC0	_	170	_	ns
PENDWK		CLKDIV = 0x00				
Snooze Mode Wake-up Time	t _{SLEEPWK}	SYSCLK = HFOSC0	—	12	—	μs
		CLKDIV = 0x00				

4.1.10 Voltage Reference

Table 4	4.10.	Voltage	Reference
---------	-------	---------	-----------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Internal Fast Settling Reference									
Output Voltage	V _{REFFS}		1.62	1.65	1.68	V			
(Full Temperature and Supply Range)									
Temperature Coefficient	TC _{REFFS}			50	_	ppm/°C			
Turn-on Time	t _{REFFS}				1.5	μs			
Power Supply Rejection	PSRR _{REF} FS			400	_	ppm/V			
On-chip Precision Reference									
Valid Supply Range	V _{DD}	1.2 V Output	2.2	—	3.6	V			
		2.4 V Output	2.7	—	3.6	V			
Output Voltage	V _{REFP}	1.2 V Output, V _{DD} = 3.3 V, T = 25 °C	1.195	1.2	1.205	V			
		1.2 V Output	1.18	1.2	1.22	V			
		2.4 V Output, V _{DD} = 3.3 V, T = 25 °C	2.39	2.4	2.41	V			
		2.4 V Output	2.36	2.4	2.44	V			
Turn-on Time, settling to 0.5 LSB	t _{VREFP}	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	—	3	_	ms			
		0.1 μ F ceramic bypass on VREF pin	_	100	_	μs			
Load Regulation	LR _{VREFP}	VREF = 2.4 V, Load = 0 to 200 μ A to GND	_	8	_	μV/μΑ			
		VREF = 1.2 V, Load = 0 to 200 μ A to GND		5	_	μV/μΑ			
Load Capacitor	C _{VREFP}	Load = 0 to 200 µA to GND	0.1	_	_	μF			
Short-circuit current	ISC _{VREFP}		_	_	8	mA			
Power Supply Rejection	PSRR _{VRE} FP			75	_	dB			
External Reference	,	1		1					
Input Current	I _{EXTREF}	ADC Sample Rate = 800 ksps; VREF = 3.0 V	_	5	_	μA			

4.1.11 Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V _{OFF}	T _A = 0 °C	_	751	_	mV
Offset Error ¹	E _{OFF}	T _A = 0 °C	_	19	_	mV
Slope	М		_	2.82	_	mV/°C
Slope Error ¹	E _M		_	29	_	μV/°C
Linearity	LIN	T = -40 °C to 85 °C	_	±0.4	—	°C
		T = -40 °C to 125 °C (I-grade parts only)	_	-0.6 to 1.2	_	°C
Turn-on Time	t _{ON}		_	3.5	_	μs
Note:						

Table 4.11. Temperature Sensor

1. Represents one standard deviation from the mean.

Table 4.12. DACs

Parameter	Symbol	Test Condition	Min Typ Max		Unit	
Resolution	N _{bits}			12		Bits
Throughput Rate	f _S				200	ksps
Integral Nonlinearity	INL	DAC0 and DAC2	-11.5	-1.77 /	11.5	LSB
		T _A = -40 °C to 125 °C (I-grade parts only)		1.56		
		DAC0 and DAC3	-13.5	-2.73 /	13.5	LSB
		T _A = -40 °C to 125 °C (I-grade parts only)		1.11		
Differential Nonlinearity	DNL		-1		1	LSB
Output Noise	VREF =		—	110	—	μV _{RMS}
	$f_{\rm S}$ = 0.1 Hz to 300 kHz					
Slew Rate	SLEW		_	±1	_	V/µs
Output Settling Time to 1% Full- scale	t SETTLE	V _{OUT} change between 25% and 75% Full Scale	_	2.6	5	μs
Power-on Time	t _{PWR}		—	_	10	μs
Voltage Reference Range	V _{REF}		1.15		V _{DD}	V
Power Supply Rejection Ratio	PSRR	DC, V _{OUT} = 50% Full Scale	—	78	—	dB
Total Harmonic Distortion	THD	V _{OUT} = 10 kHz sine wave, 10% to 90%	54			dB
Offset Error	E _{OFF}	VREF = 2.4 V	-8	0	8	LSB
Full-Scale Error	E _{FS}	VREF = 2.4 V	-13	±5	13	LSB
External Load Impedance	R _{LOAD}		2			kΩ
External Load Capacitance ¹	C _{LOAD}		—	—	100	pF

Note:

1. No minimum external load capacitance is required. However, under low loading conditions, it is possible for the DAC output to glitch during start-up. If smooth start-up is required, the minimum loading capacitance at the pin should be a minimum of 10 pF.

4.1.13 Comparators

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Response Time, CPMD = 00	t _{RESP0}	+100 mV Differential		100	_	ns
(Highest Speed)		-100 mV Differential		150	_	ns
Response Time, CPMD = 11 (Low-	t _{RESP3}	+100 mV Differential	_	1.5	_	μs
est Power)		-100 mV Differential		3.5		μs
Positive Hysteresis	HYS _{CP+}	CPHYP = 00		0.4	_	mV
Mode 0 (CPMD = 00)		CPHYP = 01		8		mV
		CPHYP = 10		16		mV
		CPHYP = 11		32	_	mV
Negative Hysteresis	HYS _{CP-}	CPHYN = 00		-0.4		mV
Mode 0 (CPMD = 00)		CPHYN = 01		-8	_	mV
		CPHYN = 10	_	-16	_	mV
		CPHYN = 11		-32	_	mV
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	0.5	_	mV
Mode 1 (CPMD = 01)		CPHYP = 01	_	6	_	mV
		CPHYP = 10	_	12	_	mV
		CPHYP = 11	_	24	_	mV
Negative Hysteresis	HYS _{CP-}	CPHYN = 00	_	-0.5	_	mV
Mode 1 (CPMD = 01)		CPHYN = 01	_	-6	_	mV
		CPHYN = 10	_	-12	_	mV
		CPHYN = 11	_	-24	_	mV
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	0.7	_	mV
Mode 2 (CPMD = 10)		CPHYP = 01	_	4.5	_	mV
		CPHYP = 10	_	9	_	mV
		CPHYP = 11	_	18	_	mV
Negative Hysteresis	HYS _{CP-}	CPHYN = 00	_	-0.6	_	mV
Mode 2 (CPMD = 10)		CPHYN = 01	_	-4.5	_	mV
		CPHYN = 10	_	-9	_	mV
		CPHYN = 11	_	-18	_	mV
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	1.5	_	mV
Mode 3 (CPMD = 11)		CPHYP = 01	_	4	_	mV
		CPHYP = 10	_	8	_	mV
		CPHYP = 11		16	_	mV

Table 4.13. Comparators

4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.19 Absolute Maximum Ratings on page 32 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.19. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Max	Unit
Ambient Temperature Under Bias	T _{BIAS}		-55	125	°C
Storage Temperature	T _{STG}		-65	150	°C
Voltage on VDD	V _{DD}		GND-0.3	4.2	V
Voltage on VIO ²	V _{IO}		GND-0.3	V _{DD} +0.3	V
Voltage on I/O pins or RSTb, excluding	V _{IN}	V _{IO} > 3.3 V	GND-0.3	5.8	V
P3.0-P3.3 (QFN32 and QSOP24) of P3.0-P3.3 (QFN32 and QFP32)		V _{IO} < 3.3 V	GND-0.3	V _{IO} +2.5	V
Voltage on P2.0-P2.3 (QFN24 and QSOP24) or P3.0-P3.3 (QFN32 and QFP32)	V _{IN}		GND-0.3	V _{DD} +0.3	V
Total Current Sunk into Supply Pin	I _{VDD}		—	200	mA
Total Current Sourced out of Ground Pin	I _{GND}		200	_	mA
Current Sourced or Sunk by any I/O Pin or RSTb	I _{IO}		-100	100	mA
Operating Junction Temperature	TJ	T _A = -40 °C to 85 °C	-40	105	°C
		T _A = -40 °C to 125 °C (I-grade parts only)	-40	130	°C

Note:

1. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.

6. Pin Definitions

6.1 EFM8BB3x-QFN32 Pin Definitions



Figure 6.1. EFM8BB3x-QFN32 Pinout

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
25	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU1OUT	CMP0P.6
				CLU0A.12	CMP0N.6
				CLU1A.10	CMP1P.1
				CLU2A.10	CMP1N.1
				CLU3B.12	
26	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU0B.11	CMP1P.0
				CLU1B.9	CMP1N.0
				CLU3A.11	
27	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	
				CLU0A.11	
				CLU1B.8	
				CLU3A.10	
28	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	
29	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	

6.3 EFM8BB3x-QFN24 Pin Definitions





Table 6.3. Pin Definitions for EFM8BB3x-QFN24

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				runctions	
1	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
2	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
3	GND	Ground			
4	VDD / VIO	Supply Power Input			
5	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
6	P3.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
7	P2.3	Multifunction I/O	Yes	P2MAT.3	DAC3
				CLU1B.15	
				CLU2B.15	
				CLU3A.15	
8	P2.2	Multifunction I/O	Yes	P2MAT.2	DAC2
				CLU1A.15	
				CLU2B.14	
				CLU3A.14	
9	P2.1	Multifunction I/O	Yes	P2MAT.1	DAC1
				CLU1B.14	
				CLU2A.15	
				CLU3B.15	
10	P2.0	Multifunction I/O	Yes	P2MAT.0	DAC0
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	
11	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.11
				CLU3OUT	CMP1P.5
				CLU0A.15	CMP1N.5
				CLU1B.12	
				CLU2A.12	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
19	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU1OUT	CMP1P.1
				CLU0B.11	CMP1N.1
				CLU1B.9	
				CLU3A.11	
20	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	CMP1P.0
				CLU0A.11	CMP1N.0
				CLU1B.8	
				CLU3A.10	
21	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	
22	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	
23	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
18	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	
				CLU1A.11	
				CLU2B.10	
				CLU3A.12	
19	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	
				CLU1B.10	
				CLU2A.11	
				CLU3B.13	
20	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU0A.12	
				CLU1A.10	
				CLU2A.10	
				CLU3B.12	
21	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU1OUT	CMP1P.1
				CLU0B.11	CMP1N.1
				CLU1B.9	
				CLU3A.11	
22	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	CMP1P.0
				CLU0A.11	CMP1N.0
				CLU1B.8	
				CLU3A.10	
23	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	



Figure 8.3. QFP32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

Dimension	Min	Тур	Мах	
е	0.40 BSC			
e1	0.45 BSC			
J	1.60	1.70	1.80	
К	1.60	1.70	1.80	
L	0.35	0.40	0.45	
L1	0.25	0.30	0.35	
ааа	—	0.10	—	
bbb	—	0.10	—	
ссс	—	0.08	—	
ddd	_	0.1	_	
eee	_	0.1	—	

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Solid State Outline MO-248 but includes custom features which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.2 QFN24 PCB Land Pattern



Figure 9.2. QFN24 PCB Land Pattern Drawing

Table 9.2. QFN24 PCB Land Pattern Dimensions

Dimension	Min	Мах
C1	3.00	
C2	3.00	
e	0.4 REF	
X1	0.20	
X2	1.80	
Y1	0.80	
Y2	1.80	
Y3	0.4	
f	2.50 REF	
с	0.25	0.35

Min	Тур	Мах
	0.20	
	0.18	
	0.10	
	0.10	
	Min	Min Typ 0.20 0.18 0.10 0.10

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-137, variation AE.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

11. Revision History

11.1 Revision 1.01

October 21st, 2016

Updated Figure 2.1 EFM8BB3 Part Numbering on page 2 to include the I-grade description.

Updated QFN24 center pad stencil description.

11.2 Revision 1.0

September 6th, 2016

Filled in all TBD values in 4. Electrical Specifications.

Added a note regarding which DACs are available to Table 2.1 Product Selection Guide on page 2.

Added specifications for 4.1.16 SMBus.

Added bootloader pinout information to 3.10 Bootloader.

Added CRC Calculation Time to 4.1.4 Flash Memory.

11.3 Revision 0.4

May 12th, 2016

Filled in TBD values for DAC Integral Nonlinearity in Table 4.12 DACs on page 26.

Added I-grade devices.

Adjusted the Total Current Sunk into Supply Pin and Total Current Sourced out of Ground Pin specifications in 4.3 Absolute Maximum Ratings.

Added Operating Junction Temperature specification to 4.3 Absolute Maximum Ratings.

11.4 Revision 0.3

February 10th, 2016

Added EFM8831F16G-A-QFN24 to Table 2.1 Product Selection Guide on page 2.

Updated Figure 5.2 Debug Connection Diagram on page 34 to move the pull-up resistor on C2D / RSTb to after the series resistor instead of before.

Added mention of the pre-programmed bootloader in 1. Feature List.

Added a reference to AN945: EFM8 Factory Bootloader User Guide in 3.10 Bootloader.

Updated all part numbers to revision B.

Adjusted C1, C2, X2, Y2, and Y1 maximums for 7.2 QFN32 PCB Land Pattern.

Adjusted package markings for QFN32 and QSOP24 packages.

Filled in TBD minimum and maximum values for DAC Differential Nonlinearity in Table 4.12 DACs on page 26.

11.5 Revision 0.2

Added information on the bootloader to 3.10 Bootloader.

Updated some characterization TBD values.

11.6 Revision 0.1

Initial release.

6.2 EFM8BB3x-QFP32 Pin Definitions 4 6.3 EFM8BB3x-QFN24 Pin Definitions 4 6.4 EFM8BB3x-QSOP24 Pin Definitions 5 7. QFN32 Package Specifications 5 7.1 QFN32 Package Dimensions 5 7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Dimensions 5 8.1 QFP32 Package Marking 6 9.1 QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Dimensions 6 9.1 QSOP24 Package Dimensions 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 1.0 7 11.3 Revision 0.4 7 11.4 Revision 0.3			
6.3 EFM8BB3x-QFN24 Pin Definitions 4 6.4 EFM8BB3x-QSOP24 Pin Definitions 5 7. QFN32 Package Specifications 5 7.1 QFN32 Package Dimensions 5 7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 Package Dimensions 5 8.2 QFP32 Package Marking 6 8.3 QFP32 Package Dimensions 5 8.2 QFP32 Package Dimensions 6 8.3 QFP32 Package Dimensions 6 9.1 QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Specifications 6 9.3 QFN24 Package Marking 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 PCB Land Pattern 6 10.3 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 1.0 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7		6.2 EFM8BB3x-QFP32 Pin Definitions	
6.4 EFM8BB3x-QSOP24 Pin Definitions 5.5 7. QFN32 Package Specifications. 5.5 7.1 QFN32 Package Dimensions 5.5 7.2 QFN32 PCB Land Pattern 5.5 7.3 QFN32 Package Marking 5.5 7.3 QFN32 Package Specifications. 5.5 8. QFP32 Package Specifications. 5.5 8.1 QFP32 Package Dimensions 5.5 8.2 QFP32 PCB Land Pattern 6.6 8.3 QFP32 Package Marking 6.6 8.3 QFP32 Package Specifications. 6.6 9.1 QFN24 Package Specifications. 6.6 9.1 QFN24 Package Specifications. 6.6 9.2 QFN24 PCB Land Pattern 6.6 9.3 QFN24 Package Specifications 6.6 9.3 QFN24 Package Specifications 6.6 9.3 QFN24 Package Specifications 6.6 10.1 QSOP24 Package Marking 7.6 10.2 QSOP24 Package Marking 7.7 11.1 Revision 1.0 7.7 11.2 Revision History. 7.7 11.3 Revision 0.4 7.7 11.4 Revision 0.3 7.7 11.5 Revision 0.4 7.7 11.6 Revision 0.1 7.7		6.3 EFM8BB3x-QFN24 Pin Definitions	
7. QFN32 Package Specifications. 5 7.1 QFN32 Package Dimensions 5 7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications. 5 8.1 QFP32 Package Dimensions 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 1.0 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7 11.6 Revision 0.1 7 <		6.4 EFM8BB3x-QSOP24 Pin Definitions	
7.1 QFN32 Package Dimensions 5 7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 Package Dimensions 5 8.2 QFP32 Package Marking 6 9.3 QFP32 Package Marking 6 9.1 QFN24 Package Specifications. 6 9.2 QFN24 Package Dimensions 6 9.2 QFN24 Package Marking 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Dimensions 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7	7.	7. QFN32 Package Specifications.	
7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9.4 QFN24 Package Specifications 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Marking 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Marking 7 11. Revision History. 7 11.1 Revision 1.0 7 11.2 Revision 0.4 7 11.3 Revision 0.4 7 11.4 Revision 0.1 7 11.5 Revision 0.1 7		7.1 QFN32 Package Dimensions	
7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Specifications 6 9.3 QFN24 Package Dimensions 6 9.1 QSOP24 Package Marking 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision History. 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7 11.6 Revision 0.1 7 11.6 Revision 0.1 7		7.2 QFN32 PCB Land Pattern	
8. QFP32 Package Specifications. 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Specifications 6 9.3 QFN24 Package Marking 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision History. 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7 11.6 Revision 0.1 7 11.6 Revision 0.1 7		7.3 QFN32 Package Marking	
8.1 QFP32 Package Dimensions	8.	8. QFP32 Package Specifications.	
8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Marking 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision History. 7 11.1 Revision 1.01 7 11.2 Revision 1.0 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7 11.6 Revision 0.1 7 11.6 Revision 0.1 7 11.6 Revision 0.1 7 11.6 Revision 0.1 7		8.1 QFP32 Package Dimensions	
8.3 QFP32 Package Marking		8.2 QFP32 PCB Land Pattern	
9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Marking 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 6 10.3 QSOP24 Package Marking 7 11.1 Revision History. 7 11.1 Revision 1.01 7 11.2 Revision 0.4 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7 11.6 Revision 0.1 7 Table of Contents 7		8.3 QFP32 Package Marking	
9.1 QFN24 Package Dimensions	9.	9. QFN24 Package Specifications.	63
9.2 QFN24 PCB Land Pattern		9.1 QFN24 Package Dimensions	
9.3 QFN24 Package Marking		9.2 QFN24 PCB Land Pattern	
10. QSOP24 Package Specifications		9.3 QFN24 Package Marking	
10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 PCB Land Pattern 6 10.3 QSOP24 Package Marking 7 11. Revision History. 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7 11.6 Revision 0.1 7	10	10. QSOP24 Package Specifications	67
10.2 QSOP24 PCB Land Pattern		10.1 QSOP24 Package Dimensions	
10.3 QSOP24 Package Marking		10.2 QSOP24 PCB Land Pattern	
11. Revision History. .		10.3 QSOP24 Package Marking	
11.1 Revision 1.01 </td <td>11</td> <td>11. Revision History.</td> <td></td>	11	11. Revision History.	
11.2 Revision 1.0 .		11.1 Revision 1.01	
11.3 Revision 0.4 .		11.2 Revision 1.0	
11.4 Revision 0.3 <td></td> <td>11.3 Revision 0.4</td> <td></td>		11.3 Revision 0.4	
11.5 Revision 0.2 <td></td> <td>11.4 Revision 0.3</td> <td></td>		11.4 Revision 0.3	
11.6 Revision 0.1 <td></td> <td>11.5 Revision 0.2</td> <td></td>		11.5 Revision 0.2	
Table of Contents 7		11.6 Revision 0.1	
	Та	Table of Contents	