

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I <sup>2</sup> C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	20
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 12x10/12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f64i-b-4qfn24

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.7 Analog

# 12/10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 12- and 10-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 20 external inputs
- Single-ended 12-bit and 10-bit modes
- Supports an output update rate of up to 350 ksps in 12-bit mode
- Channel sequencer logic with direct-to-XDATA output transfers
- Operation in a low power mode at lower conversion speeds
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- Output data window comparator allows automatic range checking
- Support for output data accumulation
- · Conversion complete and window compare interrupts supported
- Flexible output data formatting
- Includes a fully-internal fast-settling 1.65 V reference and an on-chip precision 2.4 / 1.2 V reference, with support for using the supply as the reference, an external reference and signal ground
- Integrated temperature sensor

# 12-Bit Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3)

The DAC modules are 12-bit Digital-to-Analog Converters with the capability to synchronize multiple outputs together. The DACs are fully configurable under software control. The voltage reference for the DACs is selectable between internal and external reference sources.

- Voltage output with 12-bit performance
- Supports an update rate of 200 ksps
- Hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- · Outputs may be configured to persist through reset and maintain output state to avoid system disruption
- · Multiple DAC outputs can be synchronized together
- DAC pairs (DAC0 and 1 or DAC2 and 3) support complementary output waveform generation
- Outputs may be switched between two levels according to state of configurable logic / PWM input trigger
- Flexible input data formatting
- · Supports references from internal supply, on-chip precision reference, or external VREF pin

## Low Current Comparators (CMP0, CMP1)

An analog comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- · Up to 10 (CMP0) or 9 (CMP1) external positive inputs
- · Up to 10 (CMP0) or 9 (CMP1) external negative inputs
- · Additional input options:
  - Internal connection to LDO output
  - Direct connection to GND
  - Direct connection to VDD
  - · Dedicated 6-bit reference DAC
- Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and ±20 mV
- · Programmable response time
- · Interrupts generated on rising, falling, or both edges
- · PWM output kill feature

### 3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- · Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- · External port pins are forced to a known state.
- Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. By default, the Port I/O latches are reset to 1 in open-drain mode, with weak pullups enabled during and after the reset. Optionally, firmware may configure the port I/O, DAC outputs, and precision reference to maintain state through system resets other than power-on resets. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- · External reset pin
- · Comparator reset
- Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset

### 3.9 Debugging

The EFM8BB3 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

Device Package	Pin for Bootload Mode Entry
QFN32	P3.7 / C2D
QFP32	P3.7 / C2D
QFN24	P3.0 / C2D
QSOP24	P3.0 / C2D

# Table 3.3. Summary of Pins for Bootload Mode Entry

## 4.1.6 Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Frequency Oscillator 0	(24.5 MHz)	1		I		
Oscillator Frequency	f <sub>HFOSC0</sub>	f <sub>HFOSC0</sub> Full Temperature and Supply Range		24.5	25	MHz
Power Supply Sensitivity	PSS <sub>HFOS</sub> C0			0.5	_	%/V
Temperature Sensitivity	TS <sub>HFOSC0</sub>	V <sub>DD</sub> = 3.0 V	_	40	_	ppm/°C
High Frequency Oscillator 1	(49 MHz)			1	I	l
Oscillator Frequency	f <sub>HFOSC1</sub>	Full Temperature and Supply Range	48.02	49	49.98	MHz
Power Supply Sensitivity	PSS <sub>HFOS</sub> C1	T <sub>A</sub> = 25 °C	_	300		ppm/V
Temperature Sensitivity	TS <sub>HFOSC1</sub>	V <sub>DD</sub> = 3.0 V	_	103	_	ppm/°C
Low Frequency Oscillator (80	) kHz)	I	I.	I	I	1
Oscillator Frequency	f <sub>LFOSC</sub>	Full Temperature and Supply Range	75	80	85	kHz
Power Supply Sensitivity	PSS <sub>LFOSC</sub>	T <sub>A</sub> = 25 °C	_	0.05	—	%/V
Temperature Sensitivity	TS <sub>LFOSC</sub>	V <sub>DD</sub> = 3.0 V	—	65	_	ppm/°C

### Table 4.6. Internal Oscillators

## 4.1.7 External Clock Input

## Table 4.7. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f <sub>CMOS</sub>		0	—	50	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	t <sub>CMOSH</sub>		9	_		ns
External Input CMOS Clock Low Time	t <sub>CMOSL</sub>		9	_	_	ns

# 4.1.10 Voltage Reference

Table 4.10.	Voltage	Reference
-------------	---------	-----------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Internal Fast Settling Reference						
Output Voltage	V <sub>REFFS</sub>		1.62	1.65	1.68	V
(Full Temperature and Supply Range)						
Temperature Coefficient	TC <sub>REFFS</sub>		_	50	—	ppm/°C
Turn-on Time	t <sub>REFFS</sub>				1.5	μs
Power Supply Rejection	PSRR <sub>REF</sub> FS		—	400	_	ppm/V
On-chip Precision Reference						
Valid Supply Range	V <sub>DD</sub>	1.2 V Output	2.2		3.6	V
		2.4 V Output	2.7	_	3.6	V
Output Voltage	V <sub>REFP</sub>	1.2 V Output, V <sub>DD</sub> = 3.3 V, T = 25 °C	1.195	1.2	1.205	V
		1.2 V Output	1.18	1.2	1.22	V
		2.4 V Output, V <sub>DD</sub> = 3.3 V, T = 25 °C	2.39	2.4	2.41	V
		2.4 V Output	2.36	2.4	2.44	V
Turn-on Time, settling to 0.5 LSB	t <sub>VREFP</sub>	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	_	3	_	ms
		0.1 µF ceramic bypass on VREF pin	—	100	_	μs
Load Regulation	LR <sub>VREFP</sub>	VREF = 2.4 V, Load = 0 to 200 $\mu$ A to GND	_	8	_	μV/μΑ
		VREF = 1.2 V, Load = 0 to 200 μA to GND	_	5	_	μV/μΑ
Load Capacitor	C <sub>VREFP</sub>	Load = 0 to 200 µA to GND	0.1	_	_	μF
Short-circuit current	ISC <sub>VREFP</sub>		_		8	mA
Power Supply Rejection	PSRR <sub>VRE</sub>		_	75	-	dB
External Reference		1		1		1
Input Current	I <sub>EXTREF</sub>	ADC Sample Rate = 800 ksps; VREF = 3.0 V	_	5	_	μΑ

# 4.1.15 Port I/O

## Table 4.15. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Output High Voltage (High Drive) V <sub>C</sub>		I <sub>OH</sub> = -7 mA, V <sub>IO</sub> ≥ 3.0 V	V <sub>IO</sub> - 0.7	_	—	V
		$I_{OH}$ = -3.3 mA, 2.2 V ≤ V <sub>IO</sub> < 3.0 V	V <sub>IO</sub> x 0.8	_	_	V
		$I_{OH}$ = -1.8 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Output Low Voltage (High Drive)	V <sub>OL</sub>	I <sub>OL</sub> = 13.5 mA, V <sub>IO</sub> ≥ 3.0 V		_	0.6	V
		$I_{OL}$ = 7 mA, 2.2 V ≤ $V_{IO}$ < 3.0 V			V <sub>IO</sub> x 0.2	V
		$I_{OL}$ = 3.6 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Output High Voltage (Low Drive)	V <sub>OH</sub>	I <sub>OH</sub> = -4.75 mA, V <sub>IO</sub> ≥ 3.0 V	V <sub>IO</sub> - 0.7	_	_	V
		$I_{OH}$ = -2.25 mA, 2.2 V ≤ V <sub>IO</sub> < 3.0 V	V <sub>IO</sub> x 0.8	_	—	V
		$I_{OH}$ = -1.2 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Output Low Voltage (Low Drive)	V <sub>OL</sub>	I <sub>OL</sub> = 6.5 mA, V <sub>IO</sub> ≥ 3.0 V	—	—	0.6	V
		$I_{OL}$ = 3.5 mA, 2.2 V ≤ V <sub>IO</sub> < 3.0 V	—	_	V <sub>IO</sub> x 0.2	V
		$I_{OL}$ = 1.8 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Input High Voltage	V <sub>IH</sub>		0.7 x	_	—	V
			V <sub>IO</sub>			
Input Low Voltage	V <sub>IL</sub>		—	_	0.3 x	V
					V <sub>IO</sub>	
Pin Capacitance	C <sub>IO</sub>		—	7	—	pF
Weak Pull-Up Current	I <sub>PU</sub>	V <sub>DD</sub> = 3.6	-30	-20	-10	μA
(V <sub>IN</sub> = 0 V)						
Input Leakage (Pullups off or Ana- log)	I <sub>LK</sub>	GND < V <sub>IN</sub> < V <sub>IO</sub>	-1.1	_	4	μA
Input Leakage Current with VIN	I <sub>LK</sub>	$V_{IO} < V_{IN} < V_{IO} + 2.5 V$	0	5	150	μA
above V <sub>IO</sub>		Any pin except P3.0, P3.1, P3.2, or P3.3				

Parameter	Symbol	Clocks
SMBus Operating Frequency	f <sub>SMB</sub>	f <sub>CSO</sub> / 3
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>	2 / f <sub>CSO</sub>
Hold Time After (Repeated) START Condition	t <sub>HD:STA</sub>	1 / f <sub>CSO</sub>
Repeated START Condition Setup Time	t <sub>SU:STA</sub>	2 / f <sub>CSO</sub>
STOP Condition Setup Time	t <sub>SU:STO</sub>	2 / f <sub>CSO</sub>
Clock Low Period	t <sub>LOW</sub>	1 / f <sub>CSO</sub>
Clock High Period	t <sub>HIGH</sub>	2 / f <sub>CSO</sub>

## Table 4.17. SMBus Peripheral Timing Formulas (Master Mode)




Figure 4.1. SMBus Peripheral Timing Diagram (Master Mode)

#### 4.2 Thermal Conditions

### Table 4.18. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance	θ <sub>JA</sub>	D <sub>JA</sub> QFN24 Packages		30	—	°C/W
		QFN32 Packages	—	26	_	°C/W
		QFP32 Packages	—	80	_	°C/W
		QSOP24 Packages	_	65	—	°C/W
Note:	L			1	1	1

1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	VIO	I/O Supply Power Input			
3	VDD	Supply Power Input			
4	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
5	P3.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
6	P3.4	Multifunction I/O			
7	P3.3	Multifunction I/O			DAC3
8	P3.2	Multifunction I/O			DAC2
9	P3.1	Multifunction I/O			DAC1
10	P3.0	Multifunction I/O			DAC0
11	P2.6	Multifunction I/O			ADC0.19
					CMP1P.8
					CMP1N.8
12	P2.5	Multifunction I/O		CLU3OUT	ADC0.18
					CMP1P.7
					CMP1N.7
13	P2.4	Multifunction I/O			ADC0.17
					CMP1P.6
					CMP1N.6
14	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.16
				CLU1B.15	CMP1P.5
				CLU2B.15	CMP1N.5
				CLU3A.15	

# Table 6.1. Pin Definitions for EFM8BB3x-QFN32

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
23	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	CMP0P.8
				CLU1A.11	CMP0N.8
				CLU2B.10	
				CLU3A.12	
24	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	CMP0P.7
				CLU1B.10	CMP0N.7
				CLU2A.11	
				CLU3B.13	
25	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU1OUT	CMP0P.6
				CLU0A.12	CMP0N.6
				CLU1A.10	CMP1P.1
				CLU2A.10	CMP1N.1
				CLU3B.12	
26	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU0B.11	CMP1P.0
				CLU1B.9	CMP1N.0
				CLU3A.11	
27	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	
				CLU0A.11	
				CLU1B.8	
				CLU3A.10	
28	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	




Figure 6.2. EFM8BB3x-QFP32 Pinout

Table 6.2.	<b>Pin Definitions</b>	for EFM8BB3x-QFP32
------------	------------------------	--------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	GND	Ground			
3	VIO	I/O Supply Power Input			
4	VDD	Supply Power Input			
5	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
25	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU1OUT	CMP0P.6
				CLU0A.12	CMP0N.6
				CLU1A.10	CMP1P.1
				CLU2A.10	CMP1N.1
				CLU3B.12	
26	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU0B.11	CMP1P.0
				CLU1B.9	CMP1N.0
				CLU3A.11	
27	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	
				CLU0A.11	
				CLU1B.8	
				CLU3A.10	
28	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	
29	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
30	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	
31	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
32	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
18	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	
				CLU1A.11	
				CLU2B.10	
				CLU3A.12	
19	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	
				CLU1B.10	
				CLU2A.11	
				CLU3B.13	
20	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU0A.12	
				CLU1A.10	
				CLU2A.10	
				CLU3B.12	
21	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU1OUT	CMP1P.1
				CLU0B.11	CMP1N.1
				CLU1B.9	
				CLU3A.11	
22	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	CMP1P.0
				CLU0A.11	CMP1N.0
				CLU1B.8	
				CLU3A.10	
23	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	

# 7. QFN32 Package Specifications

### 7.1 QFN32 Package Dimensions




Figure 7.1. QFN32 Package Drawing

Dimension	Min	Тур	Мах		
A	0.45	0.50	0.55		
A1	0.00	0.035	0.05		
b	0.15	0.20	0.25		
D		4.00 BSC.			
D2	2.80	2.90	3.00		
е	0.40 BSC.				
E	4.00 BSC.				
E2	2.80	2.90	3.00		
L	0.20	0.30	0.40		
ааа	—	_	0.10		
bbb	—	_	0.10		
ссс	—	— — 0.08			
ddd	—	—	0.10		
eee	—	—	0.10		
999	_	_	0.05		

#### Table 7.1. QFN32 Package Dimensions

Dimension	Min	Тур	Мах			
Note:	Note:					
1. All dimensions shown are in millimeters (mm) unless otherwise noted.						
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.						
3. This drawing conforms to JEDEC Solid State Outline MO-220.						
4. Recommended card refle	4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.					

### 7.2 QFN32 PCB Land Pattern




Figure 7.2. QFN32 PCB Land Pattern Drawing

Table 7.2. Q	FN32 PCB Land Pattern Dimensions
--------------	----------------------------------

Dimension	Min	Мах
C1	—	4.10
C2	—	4.10
X1	—	0.2
X2	—	3.0
Y1	—	0.7
Y2	—	3.0
е	_	0.4

Dimension	Min	Мах		
Note:				
1. All dimensions shown are in millimeters	(mm) unless otherwise noted.			
2. Dimensioning and Tolerancing is per the	ANSI Y14.5M-1994 specification.			
3. This Land Pattern Design is based on th	e IPC-7351 guidelines.			
4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabri- cation Allowance of 0.05mm.				
5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.				
6. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release				
7. The stencil thickness should be 0.125 mm (5 mils).				
8. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.				
9. A 2 x 2 array of 1.10 mm square opening	gs on a 1.30 mm pitch should be used for the	e center pad.		
10 A No Clean Ture 2 colder posto is read	mmandad			

- 10. A No-Clean, Type-3 solder paste is recommended.
- 11. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 7.3 QFN32 Package Marking




Figure 7.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

Dimension	Min	Тур	Мах	
ааа	0.20			
bbb	0.20			
ссс	0.10			
ddd	0.20			
theta	0°	3.5°	7°	
Note:	1	1	1	

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.




Figure 8.3. QFP32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

Dimension	Min	Тур	Мах
е		0.40 BSC	
e1		0.45 BSC	
J	1.60	1.70	1.80
К	1.60	1.70	1.80
L	0.35	0.40	0.45
L1	0.25	0.30	0.35
ааа	_	0.10	_
bbb	_	0.10	_
ссс	_	0.08	_
ddd	_	0.1	_
eee	_	0.1	_

## Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Solid State Outline MO-248 but includes custom features which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.