



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	20
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 12x10/12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	24-VFQFN Exposed Pad
Supplier Device Package	24-QFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f64i-b-qfn24r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

EFM8BB3 Data Sheet Ordering Information

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	Voltage DACs	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8BB31F64G-B-QSOP24	64	4352	21	4	13	6	7	Yes	-40 to +85 °C	QSOP24
EFM8BB31F32G-B-QFN32	32	2304	29	2 ¹	20	10	9	Yes	-40 to +85 °C	QFN32
EFM8BB31F32G-B-QFP32	32	2304	28	2 ¹	20	10	9	Yes	-40 to +85 °C	QFP32
EFM8BB31F32G-B-QFN24	32	2304	20	2 ¹	12	6	6	Yes	-40 to +85 °C	QFN24
EFM8BB31F32G-B-QSOP24	32	2304	21	2 ¹	13	6	7	Yes	-40 to +85 °C	QSOP24
EFM8BB31F16G-B-QFN32	16	2304	29	2 ¹	20	10	9	Yes	-40 to +85 °C	QFN32
EFM8BB31F16G-B-QFP32	16	2304	28	2 ¹	20	10	9	Yes	-40 to +85 °C	QFP32
EFM8BB31F16G-B-QFN24	16	2304	20	2 ¹	12	6	6	Yes	-40 to +85 °C	QFN24
EFM8BB31F16G-B-QSOP24	16	2304	21	2 ¹	13	6	7	Yes	-40 to +85 °C	QSOP24
EFM8BB31F64I-B-QFN32	64	4352	29	4	20	10	9	Yes	-40 to +125 °C	QFN32
EFM8BB31F64I-B-QFP32	64	4352	28	4	20	10	9	Yes	-40 to +125 °C	QFP32
EFM8BB31F64I-B-QFN24	64	4352	20	4	12	6	6	Yes	-40 to +125 °C	QFN24
EFM8BB31F64I-B-QSOP24	64	4352	21	4	13	6	7	Yes	-40 to +125 °C	QSOP24
EFM8BB31F32I-B-QFN32	32	2304	29	2 ¹	20	10	9	Yes	-40 to +125 °C	QFN32
EFM8BB31F32I-B-QFP32	32	2304	28	2 ¹	20	10	9	Yes	-40 to +125 °C	QFP32
EFM8BB31F32I-B-QFN24	32	2304	20	2 ¹	12	6	6	Yes	-40 to +125 °C	QFN24
EFM8BB31F32I-B-QSOP24	32	2304	21	2 ¹	13	6	7	Yes	-40 to +125 °C	QSOP24
EFM8BB31F16I-B-QFN32	16	2304	29	2 ¹	20	10	9	Yes	-40 to +125 °C	QFN32
EFM8BB31F16I-B-QFP32	16	2304	28	2 ¹	20	10	9	Yes	-40 to +125 °C	QFP32
EFM8BB31F16I-B-QFN24	16	2304	20	2 ¹	12	6	6	Yes	-40 to +125 °C	QFN24
EFM8BB31F16I-B-QSOP24	16	2304	21	2 ¹	13	6	7	Yes	-40 to +125 °C	QSOP24

1. DAC0 and DAC1 are enabled on devices with 2 DACs available.

3.7 Analog

12/10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 12- and 10-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 20 external inputs
- Single-ended 12-bit and 10-bit modes
- Supports an output update rate of up to 350 ksps in 12-bit mode
- Channel sequencer logic with direct-to-XDATA output transfers
- Operation in a low power mode at lower conversion speeds
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- Output data window comparator allows automatic range checking
- Support for output data accumulation
- · Conversion complete and window compare interrupts supported
- Flexible output data formatting
- Includes a fully-internal fast-settling 1.65 V reference and an on-chip precision 2.4 / 1.2 V reference, with support for using the supply as the reference, an external reference and signal ground
- Integrated temperature sensor

12-Bit Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3)

The DAC modules are 12-bit Digital-to-Analog Converters with the capability to synchronize multiple outputs together. The DACs are fully configurable under software control. The voltage reference for the DACs is selectable between internal and external reference sources.

- Voltage output with 12-bit performance
- Supports an update rate of 200 ksps
- Hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- · Outputs may be configured to persist through reset and maintain output state to avoid system disruption
- · Multiple DAC outputs can be synchronized together
- DAC pairs (DAC0 and 1 or DAC2 and 3) support complementary output waveform generation
- Outputs may be switched between two levels according to state of configurable logic / PWM input trigger
- Flexible input data formatting
- · Supports references from internal supply, on-chip precision reference, or external VREF pin

Low Current Comparators (CMP0, CMP1)

An analog comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- · Up to 10 (CMP0) or 9 (CMP1) external positive inputs
- · Up to 10 (CMP0) or 9 (CMP1) external negative inputs
- · Additional input options:
 - Internal connection to LDO output
 - Direct connection to GND
 - Direct connection to VDD
 - · Dedicated 6-bit reference DAC
- Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and ±20 mV
- · Programmable response time
- · Interrupts generated on rising, falling, or both edges
- · PWM output kill feature

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- · Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- · External port pins are forced to a known state.
- Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. By default, the Port I/O latches are reset to 1 in open-drain mode, with weak pullups enabled during and after the reset. Optionally, firmware may configure the port I/O, DAC outputs, and precision reference to maintain state through system resets other than power-on resets. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- · External reset pin
- · Comparator reset
- Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset

3.9 Debugging

The EFM8BB3 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

3.10 Bootloader

All devices come pre-programmed with a UART0 bootloader. This bootloader resides in the code security page, which is the last page of code flash; it can be erased if it is not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio by using the [Application Notes] tile.




Figure 3.2. Flash Memory Map with Bootloader - 62.5 KB Devices

Bootloader	Pins for Bootload Communication
UART	TX – P0.4
	RX – P0.5

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off.	I _{DD}		_	120	740	μA
Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off.	I _{DD}		_	0.2	4.5	μA
Analog Peripheral Supply Curren	ts (-40 °C to	o +125 °C)			1	1
High-Frequency Oscillator 0	I _{HFOSC0}	Operating at 24.5 MHz, T _A = 25 °C	_	120	135	μA
High-Frequency Oscillator 1	I _{HFOSC1}	Operating at 49 MHz, T _A = 25 °C	_	770	1200	μA
Low-Frequency Oscillator	I _{LFOSC}	Operating at 80 kHz, T _A = 25 °C	_	3.7	6	μA
ADC0 ⁴	I _{ADC}	High Speed Mode 1 Msps, 10-bit conversions Normal bias settings V _{DD} = 3.0 V	_	1210	1600	μA
		Low Power Mode 350 ksps, 12-bit conversions Low power bias settings V _{DD} = 3.0 V	-	415	560	μA
Internal ADC0 Reference ⁵	I _{VREFFS}	High Speed Mode	_	700	790	μA
		Low Power Mode		170	210	μA
On-chip Precision Reference	I _{VREFP}		—	75	_	μA
Temperature Sensor	I _{TSENSE}		—	68	120	μA
Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3) ⁶	I _{DAC}		-	125	_	μA
Comparators (CMP0, CMP1)	I _{CMP}	CPMD = 11	_	0.5	_	μA
		CPMD = 10	—	3	_	μA
		CPMD = 01	_	10	_	μA
		CPMD = 00	—	25	_	μA
Comparator Reference	I _{CPREF}		—	24	_	μA
Voltage Supply Monitor (VMON0)	I _{VMON}		_	15	20	μA

Table 4.9. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Resolution	N _{bits}	12 Bit Mode		12		Bits		
		10 Bit Mode		10		Bits		
Throughput Rate	f _S	10 Bit Mode	_	_	1.125	Msps		
(High Speed Mode)								
Throughput Rate	f _S	12 Bit Mode	_	_	340	ksps		
(Low Power Mode)		10 Bit Mode	_	_	360	ksps		
Tracking Time	t _{TRK}	High Speed Mode	230	_	_	ns		
		Low Power Mode	450	_	_	ns		
Power-On Time	t _{PWR}		1.2	_	_	μs		
SAR Clock Frequency	f _{SAR}	High Speed Mode	_	_	18	MHz		
		Low Power Mode	_	_	12.25	MHz		
Conversion Time ¹	t _{CNV}	12-Bit Conversion,		2.0				
		SAR Clock = 6.125 MHz,						
		System Clock = 49 MHz						
		10-Bit Conversion,		0.658				
		SAR Clock = 16.33 MHz,						
		System Clock = 49 MHz						
Sample/Hold Capacitor	C _{SAR}	Gain = 1		5.2	_	pF		
		Gain = 0.75	_	3.9	_	pF		
		Gain = 0.5	_	2.6	_	pF		
		Gain = 0.25	_	1.3	_	pF		
Input Pin Capacitance	C _{IN}			20	_	pF		
Input Mux Impedance	R _{MUX}			550	_	Ω		
Voltage Reference Range	V _{REF}		1	_	V _{IO}	V		
Input Voltage Range ²	V _{IN}		0	_	V _{REF} / Gain	V		
Power Supply Rejection Ratio	PSRR _{ADC}	At 1 kHz	_	66	_	dB		
		At 1 MHz		43	_	dB		

4.1.10 Voltage Reference

Table 4.10.	Voltage	Reference
-------------	---------	-----------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Internal Fast Settling Reference						
Output Voltage	V _{REFFS}		1.62	1.65	1.68	V
(Full Temperature and Supply Range)						
Temperature Coefficient	TC _{REFFS}		_	50	—	ppm/°C
Turn-on Time	t _{REFFS}				1.5	μs
Power Supply Rejection	PSRR _{REF} FS		—	400	_	ppm/V
On-chip Precision Reference				1		
Valid Supply Range	V _{DD}	1.2 V Output	2.2		3.6	V
		2.4 V Output	2.7	_	3.6	V
Output Voltage	V _{REFP}	1.2 V Output, V _{DD} = 3.3 V, T = 25 °C	1.195	1.2	1.205	V
		1.2 V Output	1.18	1.2	1.22	V
		2.4 V Output, V _{DD} = 3.3 V, T = 25 °C	2.39	2.4	2.41	V
		2.4 V Output	2.36	2.4	2.44	V
Turn-on Time, settling to 0.5 LSB	tvrefp	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	_	3	_	ms
		0.1 µF ceramic bypass on VREF pin	—	100	_	μs
Load Regulation	LR _{VREFP}	VREF = 2.4 V, Load = 0 to 200 μ A to GND	_	8	_	μV/μΑ
		VREF = 1.2 V, Load = 0 to 200 μA to GND	_	5	_	μV/μΑ
Load Capacitor	C _{VREFP}	Load = 0 to 200 µA to GND	0.1	_	_	μF
Short-circuit current	ISC _{VREFP}		_		8	mA
Power Supply Rejection	PSRR _{VRE}		_	75	-	dB
External Reference		1		1		1
Input Current	I _{EXTREF}	ADC Sample Rate = 800 ksps; VREF = 3.0 V	_	5	_	μΑ

4.1.11 Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V _{OFF}	T _A = 0 °C		751	—	mV
Offset Error ¹	E _{OFF}	T _A = 0 °C	_	19	—	mV
Slope	М			2.82		mV/°C
Slope Error ¹	E _M		_	29	_	μV/°C
Linearity	LIN	T = -40 °C to 85 °C	_	±0.4	_	°C
		T = -40 °C to 125 °C (I-grade parts only)	_	-0.6 to 1.2	_	°C
Turn-on Time	t _{ON}			3.5	_	μs
Note:			1			1

Table 4.11. Temperature Sensor

1. Represents one standard deviation from the mean.

Table 4.12. DACs

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}			12		Bits
Throughput Rate	f _S				200	ksps
Integral Nonlinearity	INL	DAC0 and DAC2	-11.5	-1.77 /	11.5	LSB
		$T_A = -40$ °C to 125 °C (I-grade parts only)		1.56		
		DAC0 and DAC3	-13.5	-2.73 / 1.11	13.5	LSB
		$T_A = -40$ °C to 125 °C (I-grade parts only)		1.11		
Differential Nonlinearity	DNL		-1	_	1	LSB
Output Noise	VREF = 2.4 V		_	110	_	μV _{RMS}
	f _S = 0.1 Hz to 300 kHz					
Slew Rate	SLEW		_	±1	_	V/µs
Output Settling Time to 1% Full- scale	tSETTLE	V _{OUT} change between 25% and 75% Full Scale	_	2.6	5	μs
Power-on Time	t _{PWR}		_	_	10	μs
Voltage Reference Range	V _{REF}		1.15	—	V _{DD}	V
Power Supply Rejection Ratio	PSRR	DC, V _{OUT} = 50% Full Scale	—	78	—	dB
Total Harmonic Distortion	THD	V _{OUT} = 10 kHz sine wave, 10% to 90%	54		_	dB
Offset Error	E _{OFF}	VREF = 2.4 V	-8	0	8	LSB
Full-Scale Error	E _{FS}	VREF = 2.4 V	-13	±5	13	LSB
External Load Impedance	R _{LOAD}		2	—		kΩ
External Load Capacitance ¹	C _{LOAD}		_	—	100	pF

Note:

1. No minimum external load capacitance is required. However, under low loading conditions, it is possible for the DAC output to glitch during start-up. If smooth start-up is required, the minimum loading capacitance at the pin should be a minimum of 10 pF.

4.1.13 Comparators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CPMD = 00	t _{RESP0}	+100 mV Differential	_	100	_	ns
(Highest Speed)		-100 mV Differential	_	150	_	ns
Response Time, CPMD = 11 (Low-	t _{RESP3}	+100 mV Differential	_	1.5	_	μs
est Power)		-100 mV Differential	—	3.5	_	μs
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	0.4	_	mV
Mode 0 (CPMD = 00)		CPHYP = 01	_	8	_	mV
		CPHYP = 10	_	16		mV
		CPHYP = 11	_	32	_	mV
Negative Hysteresis	HYS _{CP-}	CPHYN = 00	_	-0.4	_	mV
Mode 0 (CPMD = 00)		CPHYN = 01	_	-8	_	mV
		CPHYN = 10	_	-16	_	mV
		CPHYN = 11	_	-32	_	mV
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	0.5	_	mV
Mode 1 (CPMD = 01)		CPHYP = 01	—	6		mV
		CPHYP = 10	_	12	_	mV
		CPHYP = 11	_	24		mV
Negative Hysteresis	HYS _{CP-}	CPHYN = 00	_	-0.5	_	mV
Mode 1 (CPMD = 01)		CPHYN = 01	_	-6	_	mV
		CPHYN = 10	—	-12	_	mV
		CPHYN = 11	—	-24	_	mV
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	0.7	_	mV
Mode 2 (CPMD = 10)		CPHYP = 01	_	4.5	_	mV
		CPHYP = 10	_	9	_	mV
		CPHYP = 11	_	18	_	mV
Negative Hysteresis	HYS _{CP-}	CPHYN = 00	_	-0.6	_	mV
Mode 2 (CPMD = 10)		CPHYN = 01	_	-4.5		mV
		CPHYN = 10	_	-9	_	mV
		CPHYN = 11	_	-18		mV
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	1.5	_	mV
Mode 3 (CPMD = 11)		CPHYP = 01		4	_	mV
		CPHYP = 10	_	8		mV
		CPHYP = 11		16	_	mV

Table 4.13. Comparators

4.1.15 Port I/O

Table 4.15. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Output High Voltage (High Drive)	V _{OH}	I _{OH} = -7 mA, V _{IO} ≥ 3.0 V	V _{IO} - 0.7	_	—	V
		I_{OH} = -3.3 mA, 2.2 V ≤ V _{IO} < 3.0 V	V _{IO} x 0.8	_	_	V
		I_{OH} = -1.8 mA, 1.71 V \leq V _{IO} < 2.2 V				
Output Low Voltage (High Drive)	V _{OL}	I _{OL} = 13.5 mA, V _{IO} ≥ 3.0 V		_	0.6	V
		I_{OL} = 7 mA, 2.2 V ≤ V_{IO} < 3.0 V			V _{IO} x 0.2	V
		I_{OL} = 3.6 mA, 1.71 V \leq V _{IO} < 2.2 V				
Output High Voltage (Low Drive)	V _{OH}	I _{OH} = -4.75 mA, V _{IO} ≥ 3.0 V	V _{IO} - 0.7	_	_	V
		I_{OH} = -2.25 mA, 2.2 V ≤ V _{IO} < 3.0 V	V _{IO} x 0.8	_	—	V
		I_{OH} = -1.2 mA, 1.71 V \leq V _{IO} < 2.2 V				
Output Low Voltage (Low Drive)	V _{OL}	I _{OL} = 6.5 mA, V _{IO} ≥ 3.0 V	—	—	0.6	V
		I_{OL} = 3.5 mA, 2.2 V ≤ V _{IO} < 3.0 V	—	_	V _{IO} x 0.2	V
		I_{OL} = 1.8 mA, 1.71 V \leq V _{IO} < 2.2 V				
Input High Voltage	V _{IH}		0.7 x	_	—	V
			V _{IO}			
Input Low Voltage	V _{IL}		—	_	0.3 x	V
					V _{IO}	
Pin Capacitance	C _{IO}		—	7	—	pF
Weak Pull-Up Current	I _{PU}	V _{DD} = 3.6	-30	-20	-10	μA
(V _{IN} = 0 V)						
Input Leakage (Pullups off or Ana- log)	I _{LK}	GND < V _{IN} < V _{IO}	-1.1	_	4	μA
Input Leakage Current with VIN	I _{LK}	$V_{IO} < V_{IN} < V_{IO} + 2.5 V$	0	5	150	μA
above V _{IO}		Any pin except P3.0, P3.1, P3.2, or P3.3				

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	VIO	I/O Supply Power Input			
3	VDD	Supply Power Input			
4	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
5	P3.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
6	P3.4	Multifunction I/O			
7	P3.3	Multifunction I/O			DAC3
8	P3.2	Multifunction I/O			DAC2
9	P3.1	Multifunction I/O			DAC1
10	P3.0	Multifunction I/O			DAC0
11	P2.6	Multifunction I/O			ADC0.19
					CMP1P.8
					CMP1N.8
12	P2.5	Multifunction I/O		CLU3OUT	ADC0.18
					CMP1P.7
					CMP1N.7
13	P2.4	Multifunction I/O			ADC0.17
					CMP1P.6
					CMP1N.6
14	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.16
				CLU1B.15	CMP1P.5
				CLU2B.15	CMP1N.5
				CLU3A.15	

Table 6.1. Pin Definitions for EFM8BB3x-QFN32




Figure 6.2. EFM8BB3x-QFP32 Pinout

Table 6.2.	Pin Definitions	for EFM8BB3x-QFP32
------------	------------------------	--------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	GND	Ground			
3	VIO	I/O Supply Power Input			
4	VDD	Supply Power Input			
5	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			




Figure 6.4. EFM8BB3x-QSOP24 Pinout

Table 6.4.	Pin Definitions	for EFM8BB3x-QSOP24
------------	-----------------	---------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
18	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	
				CLU1A.11	
				CLU2B.10	
				CLU3A.12	
19	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	
				CLU1B.10	
				CLU2A.11	
				CLU3B.13	
20	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU0A.12	
				CLU1A.10	
				CLU2A.10	
				CLU3B.12	
21	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU1OUT	CMP1P.1
				CLU0B.11	CMP1N.1
				CLU1B.9	
				CLU3A.11	
22	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	CMP1P.0
				CLU0A.11	CMP1N.0
				CLU1B.8	
				CLU3A.10	
23	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	

7.2 QFN32 PCB Land Pattern




Figure 7.2. QFN32 PCB Land Pattern Drawing

Table 7.2. Q	FN32 PCB Land Pattern Dimensions
--------------	----------------------------------

Dimension	Min	Мах
C1	—	4.10
C2	—	4.10
X1	—	0.2
X2	—	3.0
Y1	—	0.7
Y2	—	3.0
е	_	0.4

Dimension	Min	Мах
Note:		
1. All dimensions shown are in millimeters	(mm) unless otherwise noted.	
2. Dimensioning and Tolerancing is per the	ANSI Y14.5M-1994 specification.	
3. This Land Pattern Design is based on th	e IPC-7351 guidelines.	
 All dimensions shown are at Maximum N cation Allowance of 0.05mm. 	<i>I</i> aterial Condition (MMC). Least Material Con	ndition (LMC) is calculated based on a Fabri
5. All metal pads are to be non-solder mas minimum, all the way around the pad.	k defined (NSMD). Clearance between the so	older mask and the metal pad is to be 60 μm
6. A stainless steel, laser-cut and electro-p	olished stencil with trapezoidal walls should b	be used to assure good solder paste release
7. The stencil thickness should be 0.125 m	m (5 mils).	
8. The ratio of stencil aperture to land pad	size should be 1:1 for all perimeter pads.	
9. A 2 x 2 array of 1.10 mm square opening	gs on a 1.30 mm pitch should be used for the	e center pad.
10 A No Clean Ture 2 colder posto is read	mmandad	

- 10. A No-Clean, Type-3 solder paste is recommended.
- 11. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.3 QFN32 Package Marking




Figure 7.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

8.2 QFP32 PCB Land Pattern




Figure 8.2. QFP32 PCB Land Pattern Drawing

Table 8.2.	QFP32 PCB Land Pattern Dimensior	າຣ
------------	----------------------------------	----

Dimension	Min	Мах						
C1	8.40	8.50						
C2	8.40	8.50						
E	0.80 BSC							
X1	0.55							
Y1	1.5							

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

6.4 EFM8BB3x-QSOP24 Pin Definitions 5 7. QFN32 Package Specifications. 5 7.1 QFN32 Package Dimensions 5 7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Dimensions 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 Package Dimensions 5 8.2 QFP32 Package Marking 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Specifications. 6 9.2 QFN24 Package Marking 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Marking 6 10.1 QSOP24 Package Dimensions 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 PCB Land Pattern 6 10.3 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 0.10 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7		6.2 EFM8BB3x-QFP32 Pin Definitions								.40
7. QFN32 Package Specifications. 5 7.1 QFN32 Package Dimensions 5 7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications. 5 8. QFP32 Package Dimensions 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9. QFN24 Package Dimensions 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 10.1 QSOP24 Package Dimensions 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 PCB Land Pattern 6 10.3 QSOP24 Package Marking 7 11. Revision 1.01 7 11.1 Revision 1.01 7 11.2 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7		6.3 EFM8BB3x-QFN24 Pin Definitions								.45
7.1 QFN32 Package Dimensions 5 7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications. 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 Package Dimensions 5 8.2 QFP32 Package Marking 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7 <		6.4 EFM8BB3x-QSOP24 Pin Definitions								.50
7.2 QFN32 PCB Land Pattern 5 7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Dimensions 6 9.3 QFN24 Package Dimensions 6 10.1 QSOP24 Package Dimensions 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.4 7 11.5 Revision 0.1 7 11.6 Revision 0.1 7 <	7.	7. QFN32 Package Specifications.	 	 •						55
7.3 QFN32 Package Marking 5 8. QFP32 Package Specifications 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Marking 6 9.3 QFN24 Package Specifications 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.2 7 11.6 Revision 0.1 7		7.1 QFN32 Package Dimensions								.55
8. QFP32 Package Specifications. 5 8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Specifications 6 9.3 QFN24 Package Specifications 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.2 7 11.6 Revision 0.1 7		7.2 QFN32 PCB Land Pattern								.57
8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Marking 7 11.1 Revision History. 7 11.1 Revision 1.01 7 11.2 Revision 0.4 7 11.3 Revision 0.3 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7		7.3 QFN32 Package Marking								.58
8.1 QFP32 Package Dimensions 5 8.2 QFP32 PCB Land Pattern 6 8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 Package Dimensions 6 9.3 QFN24 Package Marking 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Marking 7 11.1 Revision History. 7 11.1 Revision 1.01 7 11.2 Revision 0.4 7 11.3 Revision 0.3 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7	8.	3. QFP32 Package Specifications.	 	 •				-		59
8.3 QFP32 Package Marking 6 9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Marking 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 7 11.1 Revision History. 7 11.1 Revision 1.01 7 11.2 Revision 0.1 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7 11.6 Revision 0.1 7										
9. QFN24 Package Specifications. 6 9.1 QFN24 Package Dimensions 6 9.2 QFN24 PCB Land Pattern 6 9.3 QFN24 Package Marking 6 10. QSOP24 Package Specifications 6 10.1 QSOP24 Package Dimensions 6 10.2 QSOP24 Package Dimensions 6 10.3 QSOP24 Package Marking 6 11.1 Revision History. 7 11.1 Revision 1.01 7 11.2 Revision 1.01 7 11.3 Revision 0.4 7 11.4 Revision 0.3 7 11.5 Revision 0.1 7 11.6 Revision 0.1 7		8.2 QFP32 PCB Land Pattern								.61
9.1 QFN24 Package Dimensions		8.3 QFP32 Package Marking								.62
9.1 QFN24 Package Dimensions	9.	9. QFN24 Package Specifications.	 	 •						63
9.2 QFN24 PCB Land Pattern										
9.3 QFN24 Package Marking		-								
10.1 QSOP24 Package Dimensions										
10.1 QSOP24 Package Dimensions	10	10. QSOP24 Package Specifications	 	 						67
10.2 QSOP24 PCB Land Pattern										
11. Revision History. .		-								
11.1 Revision 1.01 </td <td></td> <td>10.3 QSOP24 Package Marking</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>.70</td>		10.3 QSOP24 Package Marking								.70
11.1 Revision 1.01 </td <td>11</td> <td>11. Revision History</td> <td> </td> <td> •</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>71</td>	11	11. Revision History	 	 •						71
11.3 Revision 0.4 <td></td>										
11.3 Revision 0.4 <td></td> <td>11.2 Revision 1.0</td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>.71</td>		11.2 Revision 1.0	 							.71
11.4 Revision 0.3 <td></td>										
11.6 Revision 0.1										
		11.5 Revision 0.2								.71
Table of Contents 7		11.6 Revision 0.1								.71
	Та	Table of Contents	 	 •						72

Silicon Labs



Simplicity Studio⁴

Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







www.silabs.com/quality

Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com