



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Not For New Designs |
|----------------------------|---|
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 50MHz |
| Connectivity | I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 28 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V |
| Data Converters | A/D 20x10/12b SAR; D/A 4x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-TQFP |
| Supplier Device Package | 32-QFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f64i-b-qfp32r |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

EFM8BB3 Data Sheet Ordering Information

| Ordering Part Number | Flash Memory (kB) | RAM (Bytes) | Digital Port I/Os (Total) | Voltage DACs | ADC0 Channels | Comparator 0 Inputs | Comparator 1 Inputs | Pb-free (RoHS Compliant) | Temperature Range | Package |
|-----------------------|-------------------|-------------|---------------------------|----------------|---------------|---------------------|---------------------|--------------------------|-------------------|---------|
| EFM8BB31F64G-B-QSOP24 | 64 | 4352 | 21 | 4 | 13 | 6 | 7 | Yes | -40 to +85 °C | QSOP24 |
| EFM8BB31F32G-B-QFN32 | 32 | 2304 | 29 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +85 °C | QFN32 |
| EFM8BB31F32G-B-QFP32 | 32 | 2304 | 28 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +85 °C | QFP32 |
| EFM8BB31F32G-B-QFN24 | 32 | 2304 | 20 | 2 ¹ | 12 | 6 | 6 | Yes | -40 to +85 °C | QFN24 |
| EFM8BB31F32G-B-QSOP24 | 32 | 2304 | 21 | 2 ¹ | 13 | 6 | 7 | Yes | -40 to +85 °C | QSOP24 |
| EFM8BB31F16G-B-QFN32 | 16 | 2304 | 29 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +85 °C | QFN32 |
| EFM8BB31F16G-B-QFP32 | 16 | 2304 | 28 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +85 °C | QFP32 |
| EFM8BB31F16G-B-QFN24 | 16 | 2304 | 20 | 2 ¹ | 12 | 6 | 6 | Yes | -40 to +85 °C | QFN24 |
| EFM8BB31F16G-B-QSOP24 | 16 | 2304 | 21 | 2 ¹ | 13 | 6 | 7 | Yes | -40 to +85 °C | QSOP24 |
| EFM8BB31F64I-B-QFN32 | 64 | 4352 | 29 | 4 | 20 | 10 | 9 | Yes | -40 to +125 °C | QFN32 |
| EFM8BB31F64I-B-QFP32 | 64 | 4352 | 28 | 4 | 20 | 10 | 9 | Yes | -40 to +125 °C | QFP32 |
| EFM8BB31F64I-B-QFN24 | 64 | 4352 | 20 | 4 | 12 | 6 | 6 | Yes | -40 to +125 °C | QFN24 |
| EFM8BB31F64I-B-QSOP24 | 64 | 4352 | 21 | 4 | 13 | 6 | 7 | Yes | -40 to +125 °C | QSOP24 |
| EFM8BB31F32I-B-QFN32 | 32 | 2304 | 29 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +125 °C | QFN32 |
| EFM8BB31F32I-B-QFP32 | 32 | 2304 | 28 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +125 °C | QFP32 |
| EFM8BB31F32I-B-QFN24 | 32 | 2304 | 20 | 2 ¹ | 12 | 6 | 6 | Yes | -40 to +125 °C | QFN24 |
| EFM8BB31F32I-B-QSOP24 | 32 | 2304 | 21 | 2 ¹ | 13 | 6 | 7 | Yes | -40 to +125 °C | QSOP24 |
| EFM8BB31F16I-B-QFN32 | 16 | 2304 | 29 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +125 °C | QFN32 |
| EFM8BB31F16I-B-QFP32 | 16 | 2304 | 28 | 2 ¹ | 20 | 10 | 9 | Yes | -40 to +125 °C | QFP32 |
| EFM8BB31F16I-B-QFN24 | 16 | 2304 | 20 | 2 ¹ | 12 | 6 | 6 | Yes | -40 to +125 °C | QFN24 |
| EFM8BB31F16I-B-QSOP24 | 16 | 2304 | 21 | 2 ¹ | 13 | 6 | 7 | Yes | -40 to +125 °C | QSOP24 |

1. DAC0 and DAC1 are enabled on devices with 2 DACs available.

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- · Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 49 MHz internal oscillator (HFOSC1), accurate to ±2% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External RC, CMOS, and high-frequency crystal clock options (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
 - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
 - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- · Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- · Capture on rising, falling or any edge
- Compare function for arbitrary waveform generation
- · Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0 or comparator 1

Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- · Clock sources for all timers include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8
- · LFOSC0 divided by 8 may be used to clock Timer 3 and Timer 4 in active or suspend/snooze power modes
- Timer 4 is a low-power wake source, and can be chained together with Timer 3
- 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- · External pin capture
- LFOSC0 capture
- Comparator 0 capture
- Configurable Logic output capture

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- · Programmable timeout interval
- · Runs from the low-frequency oscillator
- · Lock-out feature to prevent any modification until a system reset

3.6 Communications and Other Digital Peripherals

Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions.
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 8- or 9-bit data.
- Automatic start and stop generation.
- · Single-byte FIFO on transmit and receive.

4.1.4 Flash Memory

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|---|--------------------|--------------------------------|-----|------|-----|--------|
| Write Time ^{1,2} | t _{WRITE} | One Byte, | 19 | 20 | 21 | μs |
| | | F _{SYSCLK} = 24.5 MHz | | | | |
| Erase Time ^{1,2} | t _{ERASE} | One Page, | 5.2 | 5.35 | 5.5 | ms |
| | | F _{SYSCLK} = 24.5 MHz | | | | |
| V _{DD} Voltage During Programming ³ | V _{PROG} | | 2.2 | — | 3.6 | V |
| Endurance (Write/Erase Cycles) | N _{WE} | | 20k | 100k | — | Cycles |
| CRC Calculation Time | t _{CRC} | One 256-Byte Block | _ | 5.5 | _ | μs |
| | | SYSCLK = 49 MHz | | | | |

Table 4.4. Flash Memory

Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.

3. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

4.1.5 Power Management Timing

Table 4.5. Power Management Timing

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|---------------------------|---------------------|-----------------|-----|-----|-----|---------|
| Idle Mode Wake-up Time | t _{IDLEWK} | | 2 | _ | 3 | SYSCLKs |
| Suspend Mode Wake-up Time | t _{SUS-} | SYSCLK = HFOSC0 | — | 170 | — | ns |
| | PENDWK | CLKDIV = 0x00 | | | | |
| Snooze Mode Wake-up Time | t SLEEPWK | SYSCLK = HFOSC0 | _ | 12 | — | μs |
| | | CLKDIV = 0x00 | | | | |

Table 4.9. ADC

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|----------------------------------|---------------------|------------------------|-----|-------|----------------------------|------|
| Resolution | N _{bits} | 12 Bit Mode | | 12 | | Bits |
| | | 10 Bit Mode | | 10 | | Bits |
| Throughput Rate | f _S | 10 Bit Mode | _ | _ | 1.125 | Msps |
| (High Speed Mode) | | | | | | |
| Throughput Rate | f _S | 12 Bit Mode | _ | _ | 340 | ksps |
| (Low Power Mode) | | 10 Bit Mode | _ | _ | 360 | ksps |
| Tracking Time | t _{TRK} | High Speed Mode | 230 | _ | _ | ns |
| | | Low Power Mode | 450 | _ | — | ns |
| Power-On Time | t _{PWR} | | 1.2 | _ | _ | μs |
| SAR Clock Frequency | f _{SAR} | High Speed Mode | _ | _ | 18 | MHz |
| | | Low Power Mode | _ | _ | 12.25 | MHz |
| Conversion Time ¹ | t _{CNV} | 12-Bit Conversion, | | 2.0 | | |
| | | SAR Clock = 6.125 MHz, | | | | |
| | | System Clock = 49 MHz | | | | |
| | | 10-Bit Conversion, | | 0.658 | | |
| | | SAR Clock = 16.33 MHz, | | | | |
| | | System Clock = 49 MHz | | | | |
| Sample/Hold Capacitor | C _{SAR} | Gain = 1 | | 5.2 | _ | pF |
| | | Gain = 0.75 | | 3.9 | _ | pF |
| | | Gain = 0.5 | _ | 2.6 | _ | pF |
| | | Gain = 0.25 | _ | 1.3 | _ | pF |
| Input Pin Capacitance | C _{IN} | | | 20 | _ | pF |
| Input Mux Impedance | R _{MUX} | | | 550 | _ | Ω |
| Voltage Reference Range | V _{REF} | | 1 | _ | V _{IO} | V |
| Input Voltage Range ² | V _{IN} | | 0 | _ | V _{REF} / Gain | V |
| Power Supply Rejection Ratio | PSRR _{ADC} | At 1 kHz | _ | 66 | _ | dB |
| | 1.20 | At 1 MHz | | 43 | _ | dB |

4.1.10 Voltage Reference

| Table 4.10. | Voltage | Reference |
|-------------|---------|-----------|
|-------------|---------|-----------|

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|-------------------------------------|---------------------------|--|-------|------|-------|--------|
| Internal Fast Settling Reference | | | | | | |
| Output Voltage | V _{REFFS} | | 1.62 | 1.65 | 1.68 | V |
| (Full Temperature and Supply Range) | | | | | | |
| Temperature Coefficient | TC _{REFFS} | | _ | 50 | — | ppm/°C |
| Turn-on Time | t _{REFFS} | | | | 1.5 | μs |
| Power Supply Rejection | PSRR _{REF} FS | | — | 400 | _ | ppm/V |
| On-chip Precision Reference | | | | 1 | | |
| Valid Supply Range | V _{DD} | 1.2 V Output | 2.2 | | 3.6 | V |
| | | 2.4 V Output | 2.7 | _ | 3.6 | V |
| Output Voltage | V _{REFP} | 1.2 V Output, V _{DD} = 3.3 V, T = 25 °C | 1.195 | 1.2 | 1.205 | V |
| | | 1.2 V Output | 1.18 | 1.2 | 1.22 | V |
| | | 2.4 V Output, V _{DD} = 3.3 V, T = 25 °C | 2.39 | 2.4 | 2.41 | V |
| | | 2.4 V Output | 2.36 | 2.4 | 2.44 | V |
| Turn-on Time, settling to 0.5 LSB | t _{VREFP} | 4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin | _ | 3 | _ | ms |
| | | 0.1 µF ceramic bypass on VREF pin | — | 100 | _ | μs |
| Load Regulation | LR _{VREFP} | VREF = 2.4 V, Load = 0 to 200 μ A to GND | _ | 8 | _ | μV/μΑ |
| | | VREF = 1.2 V, Load = 0 to 200 μA to GND | _ | 5 | _ | μV/μΑ |
| Load Capacitor | C _{VREFP} | Load = 0 to 200 µA to GND | 0.1 | _ | _ | μF |
| Short-circuit current | ISC _{VREFP} | | _ | _ | 8 | mA |
| Power Supply Rejection | PSRR _{VRE} | | _ | 75 | - | dB |
| External Reference | | 1 | | 1 | | 1 |
| Input Current | I _{EXTREF} | ADC Sample Rate = 800 ksps; VREF = 3.0 V | _ | 5 | _ | μΑ |

Table 4.12. DACs

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|--|--|-------|-----------------|-----------------|-------------------|
| Resolution | N _{bits} | | | 12 | | Bits |
| Throughput Rate | f _S | | | | 200 | ksps |
| Integral Nonlinearity | INL | DAC0 and DAC2 | -11.5 | -1.77 / | 11.5 | LSB |
| | | $T_A = -40$ °C to 125 °C (I-grade parts only) | | 1.56 | | |
| | | DAC0 and DAC3 | -13.5 | -2.73 / 1.11 | 13.5 | LSB |
| | | $T_A = -40$ °C to 125 °C (I-grade parts only) | | 1.11 | | |
| Differential Nonlinearity | DNL | | -1 | _ | 1 | LSB |
| Output Noise | VREF = 2.4 V | | _ | 110 | _ | μV _{RMS} |
| | f _S = 0.1 Hz to 300 kHz | | | | | |
| Slew Rate | SLEW | | _ | ±1 | _ | V/µs |
| Output Settling Time to 1% Full- scale | tSETTLE | V _{OUT} change between 25% and 75% Full Scale | _ | 2.6 | 5 | μs |
| Power-on Time | t _{PWR} | | _ | _ | 10 | μs |
| Voltage Reference Range | V _{REF} | | 1.15 | — | V _{DD} | V |
| Power Supply Rejection Ratio | PSRR | DC, V _{OUT} = 50% Full Scale | — | 78 | — | dB |
| Total Harmonic Distortion | THD | V _{OUT} = 10 kHz sine wave, 10% to 90% | 54 | | _ | dB |
| Offset Error | E _{OFF} | VREF = 2.4 V | -8 | 0 | 8 | LSB |
| Full-Scale Error | E _{FS} | VREF = 2.4 V | -13 | ±5 | 13 | LSB |
| External Load Impedance | R _{LOAD} | | 2 | — | _ | kΩ |
| External Load Capacitance ¹ | C _{LOAD} | | _ | — | 100 | pF |

Note:

1. No minimum external load capacitance is required. However, under low loading conditions, it is possible for the DAC output to glitch during start-up. If smooth start-up is required, the minimum loading capacitance at the pin should be a minimum of 10 pF.

4.1.13 Comparators

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--------------------------------|--------------------|----------------------|-----|------|-----|------|
| Response Time, CPMD = 00 | t _{RESP0} | +100 mV Differential | _ | 100 | _ | ns |
| (Highest Speed) | | -100 mV Differential | _ | 150 | _ | ns |
| Response Time, CPMD = 11 (Low- | t _{RESP3} | +100 mV Differential | _ | 1.5 | _ | μs |
| est Power) | | -100 mV Differential | — | 3.5 | _ | μs |
| Positive Hysteresis | HYS _{CP+} | CPHYP = 00 | _ | 0.4 | _ | mV |
| Mode 0 (CPMD = 00) | | CPHYP = 01 | _ | 8 | _ | mV |
| | | CPHYP = 10 | _ | 16 | _ | mV |
| | | CPHYP = 11 | _ | 32 | _ | mV |
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | _ | -0.4 | _ | mV |
| Mode 0 (CPMD = 00) | | CPHYN = 01 | _ | -8 | _ | mV |
| | | CPHYN = 10 | _ | -16 | _ | mV |
| | | CPHYN = 11 | _ | -32 | _ | mV |
| Positive Hysteresis | HYS _{CP+} | CPHYP = 00 | _ | 0.5 | _ | mV |
| Mode 1 (CPMD = 01) | | CPHYP = 01 | — | 6 | _ | mV |
| | | CPHYP = 10 | _ | 12 | _ | mV |
| | | CPHYP = 11 | _ | 24 | _ | mV |
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | _ | -0.5 | _ | mV |
| Mode 1 (CPMD = 01) | | CPHYN = 01 | _ | -6 | _ | mV |
| | | CPHYN = 10 | — | -12 | _ | mV |
| | | CPHYN = 11 | — | -24 | _ | mV |
| Positive Hysteresis | HYS _{CP+} | CPHYP = 00 | _ | 0.7 | _ | mV |
| Mode 2 (CPMD = 10) | | CPHYP = 01 | _ | 4.5 | _ | mV |
| | | CPHYP = 10 | _ | 9 | _ | mV |
| | | CPHYP = 11 | _ | 18 | _ | mV |
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | _ | -0.6 | _ | mV |
| Mode 2 (CPMD = 10) | | CPHYN = 01 | _ | -4.5 | _ | mV |
| | | CPHYN = 10 | _ | -9 | _ | mV |
| | | CPHYN = 11 | _ | -18 | _ | mV |
| Positive Hysteresis | HYS _{CP+} | CPHYP = 00 | _ | 1.5 | _ | mV |
| Mode 3 (CPMD = 11) | | CPHYP = 01 | | 4 | _ | mV |
| | | CPHYP = 10 | _ | 8 | _ | mV |
| | | CPHYP = 11 | | 16 | _ | mV |

Table 4.13. Comparators

4.1.15 Port I/O

Table 4.15. Port I/O

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|--|-----------------|---|-----------------------|-----|-----------------------|------|
| Output High Voltage (High Drive) | V _{OH} | I _{OH} = -7 mA, V _{IO} ≥ 3.0 V | V _{IO} - 0.7 | _ | — | V |
| | | I_{OH} = -3.3 mA, 2.2 V ≤ V _{IO} < 3.0 V | V _{IO} x 0.8 | _ | _ | V |
| | | I_{OH} = -1.8 mA, 1.71 V \leq V _{IO} < 2.2 V | | | | |
| Output Low Voltage (High Drive) | V _{OL} | I _{OL} = 13.5 mA, V _{IO} ≥ 3.0 V | | _ | 0.6 | V |
| | | I_{OL} = 7 mA, 2.2 V ≤ V_{IO} < 3.0 V | | | V _{IO} x 0.2 | V |
| | | I_{OL} = 3.6 mA, 1.71 V \leq V _{IO} < 2.2 V | | | | |
| Output High Voltage (Low Drive) | V _{OH} | I _{OH} = -4.75 mA, V _{IO} ≥ 3.0 V | V _{IO} - 0.7 | _ | _ | V |
| | | I_{OH} = -2.25 mA, 2.2 V ≤ V _{IO} < 3.0 V | V _{IO} x 0.8 | _ | — | V |
| | | I_{OH} = -1.2 mA, 1.71 V \leq V _{IO} < 2.2 V | | | | |
| Output Low Voltage (Low Drive) | V _{OL} | I _{OL} = 6.5 mA, V _{IO} ≥ 3.0 V | — | — | 0.6 | V |
| | | I_{OL} = 3.5 mA, 2.2 V ≤ V _{IO} < 3.0 V | — | _ | V _{IO} x 0.2 | V |
| | | I_{OL} = 1.8 mA, 1.71 V \leq V _{IO} < 2.2 V | | | | |
| Input High Voltage | V _{IH} | | 0.7 x | _ | — | V |
| | | | V _{IO} | | | |
| Input Low Voltage | V _{IL} | | — | _ | 0.3 x | V |
| | | | | | V _{IO} | |
| Pin Capacitance | C _{IO} | | — | 7 | — | pF |
| Weak Pull-Up Current | I _{PU} | V _{DD} = 3.6 | -30 | -20 | -10 | μA |
| (V _{IN} = 0 V) | | | | | | |
| Input Leakage (Pullups off or Ana- log) | I _{LK} | GND < V _{IN} < V _{IO} | -1.1 | _ | 4 | μA |
| Input Leakage Current with VIN | I _{LK} | $V_{IO} < V_{IN} < V_{IO} + 2.5 V$ | 0 | 5 | 150 | μA |
| above V _{IO} | | Any pin except P3.0, P3.1, P3.2, or P3.3 | | | | |

4.1.16 SMBus

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|----------------------|----------------|-----------------|-----|------------------|------|
| Standard Mode (100 kHz Class) | | | | | | |
| I2C Operating Frequency | f _{I2C} | | 0 | | 70 ² | kHz |
| SMBus Operating Frequency | f _{SMB} | | 40 ¹ | — | 70 ² | kHz |
| Bus Free Time Between STOP and START Conditions | t _{BUF} | | 9.4 | _ | _ | μs |
| Hold Time After (Repeated) START Condition | t _{HD:STA} | | 4.7 | | _ | μs |
| Repeated START Condition Setup Time | t _{SU:STA} | | 9.4 | | _ | μs |
| STOP Condition Setup Time | t _{su:sтo} | | 9.4 | _ | _ | μs |
| Data Hold Time | t _{HD:DAT} | | 0 | _ | _ | μs |
| Data Setup Time | t _{SU:DAT} | | 4.7 | | _ | μs |
| Detect Clock Low Timeout | t _{TIMEOUT} | | 25 | _ | _ | ms |
| Clock Low Period | t _{LOW} | | 4.7 | _ | _ | μs |
| Clock High Period | tнідн | | 9.4 | _ | 50 ³ | μs |
| Fast Mode (400 kHz Class) | | | | | | 1 |
| I2C Operating Frequency | f _{I2C} | | 0 | — | 256 ² | kHz |
| SMBus Operating Frequency | f _{SMB} | | 40 ¹ | _ | 256 ² | kHz |
| Bus Free Time Between STOP and START Conditions | t _{BUF} | | 2.6 | | _ | μs |
| Hold Time After (Repeated) START Condition | t _{HD:STA} | | 1.3 | _ | - | μs |
| Repeated START Condition Setup Time | t _{SU:STA} | | 2.6 | | _ | μs |
| STOP Condition Setup Time | t _{su:sтo} | | 2.6 | | _ | μs |
| Data Hold Time | t _{HD:DAT} | | 0 | _ | _ | μs |
| Data Setup Time | t _{SU:DAT} | | 1.3 | _ | _ | μs |
| Detect Clock Low Timeout | t _{TIMEOUT} | | 25 | _ | _ | ms |
| Clock Low Period | t _{LOW} | | 1.3 | _ | _ | μs |
| Clock High Period | t _{HIGH} | | 2.6 | | 50 ³ | μs |

Table 4.16. SMBus Peripheral Timing Performance (Master Mode)

Note:

1. The minimum SMBus frequency is limited by the maximum Clock High Period requirement of the SMBus specification.

2. The maximum I2C and SMBus frequencies are limited by the minimum Clock Low Period requirements of their respective specifications.

3. SMBus has a maximum requirement of 50 µs for Clock High Period. Operating frequencies lower than 40 kHz will be longer than 50 µs. I2C can support periods longer than 50 µs.

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|------------------------|---------------------|---------------------------------|------------------|
| 1 | P0.0 | Multifunction I/O | Yes | P0MAT.0 | VREF |
| | | | | INT0.0 | |
| | | | | INT1.0 | |
| | | | | CLU0A.8 | |
| | | | | CLU2A.8 | |
| | | | | CLU3B.8 | |
| 2 | VIO | I/O Supply Power Input | | | |
| 3 | VDD | Supply Power Input | | | |
| 4 | RSTb / | Active-low Reset / | | | |
| | C2CK | C2 Debug Clock | | | |
| 5 | P3.7 / | Multifunction I/O / | | | |
| | C2D | C2 Debug Data | | | |
| 6 | P3.4 | Multifunction I/O | | | |
| 7 | P3.3 | Multifunction I/O | | | DAC3 |
| 8 | P3.2 | Multifunction I/O | | | DAC2 |
| 9 | P3.1 | Multifunction I/O | | | DAC1 |
| 10 | P3.0 | Multifunction I/O | | | DAC0 |
| 11 | P2.6 | Multifunction I/O | | | ADC0.19 |
| | | | | | CMP1P.8 |
| | | | | | CMP1N.8 |
| 12 | P2.5 | Multifunction I/O | | CLU3OUT | ADC0.18 |
| | | | | | CMP1P.7 |
| | | | | | CMP1N.7 |
| 13 | P2.4 | Multifunction I/O | | | ADC0.17 |
| | | | | | CMP1P.6 |
| | | | | | CMP1N.6 |
| 14 | P2.3 | Multifunction I/O | Yes | P2MAT.3 | ADC0.16 |
| | | | | CLU1B.15 | CMP1P.5 |
| | | | | CLU2B.15 | CMP1N.5 |
| | | | | CLU3A.15 | |

Table 6.1. Pin Definitions for EFM8BB3x-QFN32

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 29 | P0.4 | Multifunction I/O | Yes | P0MAT.4 | ADC0.2 |
| | | | | INT0.4 | CMP0P.2 |
| | | | | INT1.4 | CMP0N.2 |
| | | | | UART0_TX | |
| | | | | CLU0A.10 | |
| | | | | CLU1A.8 | |
| | | | | CLU3B.10 | |
| 30 | P0.3 | Multifunction I/O | Yes | P0MAT.3 | XTAL2 |
| | | | | EXTCLK | |
| | | | | INT0.3 | |
| | | | | INT1.3 | |
| | | | | CLU0B.9 | |
| | | | | CLU2B.9 | |
| | | | | CLU3A.9 | |
| 31 | P0.2 | Multifunction I/O | Yes | P0MAT.2 | XTAL1 |
| | | | | INT0.2 | ADC0.1 |
| | | | | INT1.2 | CMP0P.1 |
| | | | | CLU0OUT | CMP0N.1 |
| | | | | CLU0A.9 | |
| | | | | CLU2B.8 | |
| | | | | CLU3A.8 | |
| 32 | P0.1 | Multifunction I/O | Yes | P0MAT.1 | ADC0.0 |
| | | | | INT0.1 | CMP0P.0 |
| | | | | INT1.1 | CMP0N.0 |
| | | | | CLU0B.8 | AGND |
| | | | | CLU2A.9 | |
| | | | | CLU3B.9 | |
| Center | GND | Ground | | | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|---------------------|---------------------|---------------------------------|------------------|
| 6 | P3.7 / | Multifunction I/O / | | | |
| | C2D | C2 Debug Data | | | |
| 7 | P3.3 | Multifunction I/O | | | DAC3 |
| 8 | P3.2 | Multifunction I/O | | | DAC2 |
| 9 | P3.1 | Multifunction I/O | | | DAC1 |
| 10 | P3.0 | Multifunction I/O | | | DAC0 |
| 11 | P2.6 | Multifunction I/O | | | ADC0.19 |
| | | | | | CMP1P.8 |
| | | | | | CMP1N.8 |
| 12 | P2.5 | Multifunction I/O | | CLU3OUT | ADC0.18 |
| | | | | | CMP1P.7 |
| | | | | | CMP1N.7 |
| 13 | P2.4 | Multifunction I/O | | | ADC0.17 |
| | | | | | CMP1P.6 |
| | | | | | CMP1N.6 |
| 14 | P2.3 | Multifunction I/O | Yes | P2MAT.3 | ADC0.16 |
| | | | | CLU1B.15 | CMP1P.5 |
| | | | | CLU2B.15 | CMP1N.5 |
| | | | | CLU3A.15 | |
| 15 | P2.2 | Multifunction I/O | Yes | P2MAT.2 | ADC0.15 |
| | | | | CLU2OUT | CMP1P.4 |
| | | | | CLU1A.15 | CMP1N.4 |
| | | | | CLU2B.14 | |
| | | | | CLU3A.14 | |
| 16 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | ADC0.14 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | CLU1B.14 | CMP1N.3 |
| | | | | CLU2A.15 | |
| | | | | CLU3B.15 | |
| 17 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | CMP1P.2 |
| | | | | I2C0_SDA | CMP1N.2 |
| | | | | CLU1A.14 | |
| | | | | CLU2A.14 | |
| | | | | CLU3B.14 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 25 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.6 |
| | | | | CLU1OUT | CMP0P.6 |
| | | | | CLU0A.12 | CMP0N.6 |
| | | | | CLU1A.10 | CMP1P.1 |
| | | | | CLU2A.10 | CMP1N.1 |
| | | | | CLU3B.12 | |
| 26 | P0.7 | Multifunction I/O | Yes | P0MAT.7 | ADC0.5 |
| | | | | INT0.7 | CMP0P.5 |
| | | | | INT1.7 | CMP0N.5 |
| | | | | CLU0B.11 | CMP1P.0 |
| | | | | CLU1B.9 | CMP1N.0 |
| | | | | CLU3A.11 | |
| 27 | P0.6 | Multifunction I/O | Yes | P0MAT.6 | ADC0.4 |
| | | | | CNVSTR | CMP0P.4 |
| | | | | INT0.6 | CMP0N.4 |
| | | | | INT1.6 | |
| | | | | CLU0A.11 | |
| | | | | CLU1B.8 | |
| | | | | CLU3A.10 | |
| 28 | P0.5 | Multifunction I/O | Yes | P0MAT.5 | ADC0.3 |
| | | | | INT0.5 | CMP0P.3 |
| | | | | INT1.5 | CMP0N.3 |
| | | | | UART0_RX | |
| | | | | CLU0B.10 | |
| | | | | CLU1A.9 | |
| | | | | CLU3B.11 | |
| 29 | P0.4 | Multifunction I/O | Yes | P0MAT.4 | ADC0.2 |
| | | | | INT0.4 | CMP0P.2 |
| | | | | INT1.4 | CMP0N.2 |
| | | | | UART0_TX | |
| | | | | CLU0A.10 | |
| | | | | CLU1A.8 | |
| | | | | CLU3B.10 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 30 | P0.3 | Multifunction I/O | Yes | P0MAT.3 | XTAL2 |
| | | | | EXTCLK | |
| | | | | INT0.3 | |
| | | | | INT1.3 | |
| | | | | CLU0B.9 | |
| | | | | CLU2B.9 | |
| | | | | CLU3A.9 | |
| 31 | P0.2 | Multifunction I/O | Yes | P0MAT.2 | XTAL1 |
| | | | | INT0.2 | ADC0.1 |
| | | | | INT1.2 | CMP0P.1 |
| | | | | CLU0OUT | CMP0N.1 |
| | | | | CLU0A.9 | |
| | | | | CLU2B.8 | |
| | | | | CLU3A.8 | |
| 32 | P0.1 | Multifunction I/O | Yes | P0MAT.1 | ADC0.0 |
| | | | | INT0.1 | CMP0P.0 |
| | | | | INT1.1 | CMP0N.0 |
| | | | | CLU0B.8 | AGND |
| | | | | CLU2A.9 | |
| | | | | CLU3B.9 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|-----------|---------------------|---------------------|---------------------------------|------------------|
| 2 | P0.0 | Multifunction I/O | Yes | P0MAT.0 | VREF |
| | | | | INT0.0 | |
| | | | | INT1.0 | |
| | | | | CLU0A.8 | |
| | | | | CLU2A.8 | |
| | | | | CLU3B.8 | |
| 3 | GND | Ground | | | |
| 4 | VDD / VIO | Supply Power Input | | | |
| 5 | RSTb / | Active-low Reset / | | | |
| | C2CK | C2 Debug Clock | | | |
| 6 | P3.0 / | Multifunction I/O / | | | |
| | C2D | C2 Debug Data | | | |
| 7 | P2.3 | Multifunction I/O | Yes | P2MAT.3 | DAC3 |
| | | | | CLU1B.15 | |
| | | | | CLU2B.15 | |
| | | | | CLU3A.15 | |
| 8 | P2.2 | Multifunction I/O | Yes | P2MAT.2 | DAC2 |
| | | | | CLU1A.15 | |
| | | | | CLU2B.14 | |
| | | | | CLU3A.14 | |
| 9 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | DAC1 |
| | | | | CLU1B.14 | |
| | | | | CLU2A.15 | |
| | | | | CLU3B.15 | |
| 10 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | DAC0 |
| | | | | CLU1A.14 | |
| | | | | CLU2A.14 | |
| | | | | CLU3B.14 | |
| 11 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.11 |
| | | | | CLU3OUT | CMP1P.5 |
| | | | | CLU0A.15 | CMP1N.5 |
| | | | | CLU1B.12 | |
| | | | | CLU2A.12 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|-----------|---------------------|---------------------|---------------------------------|------------------|
| 2 | P0.2 | Multifunction I/O | Yes | P0MAT.2 | XTAL1 |
| | | | | INT0.2 | ADC0.1 |
| | | | | INT1.2 | CMP0P.1 |
| | | | | CLU0OUT | CMP0N.1 |
| | | | | CLU0A.9 | |
| | | | | CLU2B.8 | |
| | | | | CLU3A.8 | |
| 3 | P0.1 | Multifunction I/O | Yes | P0MAT.1 | ADC0.0 |
| | | | | INT0.1 | CMP0P.0 |
| | | | | INT1.1 | CMP0N.0 |
| | | | | CLU0B.8 | AGND |
| | | | | CLU2A.9 | |
| | | | | CLU3B.9 | |
| 4 | P0.0 | Multifunction I/O | Yes | P0MAT.0 | VREF |
| | | | | INT0.0 | |
| | | | | INT1.0 | |
| | | | | CLU0A.8 | |
| | | | | CLU2A.8 | |
| | | | | CLU3B.8 | |
| 5 | GND | Ground | | | |
| 6 | VDD / VIO | Supply Power Input | | | |
| 7 | RSTb / | Active-low Reset / | | | |
| | C2CK | C2 Debug Clock | | | |
| 8 | P3.0 / | Multifunction I/O / | | | |
| | C2D | C2 Debug Data | | | |
| 9 | P2.3 | Multifunction I/O | Yes | P2MAT.3 | DAC3 |
| | | | | CLU1B.15 | |
| | | | | CLU2B.15 | |
| | | | | CLU3A.15 | |
| 10 | P2.2 | Multifunction I/O | Yes | P2MAT.2 | DAC2 |
| | | | | CLU1A.15 | |
| | | | | CLU2B.14 | |
| | | | | CLU3A.14 | |

| Dimension | Min | Тур | Мах | | | | |
|---|---|-----|-----|--|--|--|--|
| Note: | Note: | | | | | | |
| 1. All dimensions shown are | 1. All dimensions shown are in millimeters (mm) unless otherwise noted. | | | | | | |
| 2. Dimensioning and Tolera | 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. | | | | | | |
| 3. This drawing conforms to | 3. This drawing conforms to JEDEC Solid State Outline MO-220. | | | | | | |
| 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components. | | | | | | | |

| Dimension | Min | Тур | Мах |
|-----------|------|----------|------|
| е | | 0.40 BSC | |
| e1 | | 0.45 BSC | |
| J | 1.60 | 1.70 | 1.80 |
| К | 1.60 | 1.70 | 1.80 |
| L | 0.35 | 0.40 | 0.45 |
| L1 | 0.25 | 0.30 | 0.35 |
| ааа | _ | 0.10 | _ |
| bbb | _ | 0.10 | _ |
| ссс | _ | 0.08 | _ |
| ddd | 0.1 | | |
| eee | _ | 0.1 | _ |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Solid State Outline MO-248 but includes custom features which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Silicon Labs



Simplicity Studio⁴

Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







www.silabs.com/quality

Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com