# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I <sup>2</sup> C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 13x10/12b SAR; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	24-SSOP (0.154", 3.90mm Width)
Supplier Device Package	24-QSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f64i-b-qsop24r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1. Feature List

The EFM8BB3 device family are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below.

- Core:
  - Pipelined CIP-51 Core
  - · Fully compatible with standard 8051 instruction set
  - 70% of instructions execute in 1-2 clock cycles
  - 50 MHz maximum operating frequency
- Memory:
  - Up to 64 kB flash memory (63 kB user-accessible), in-system re-programmable from firmware in 512-byte sectors
  - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- · Power:
  - Internal LDO regulator for CPU core voltage
  - · Power-on reset circuit and brownout detectors
- I/O: Up to 29 total multifunction I/O pins:
  - Up to 25 pins 5 V tolerant under bias
  - Selectable state retention through reset events
  - · Flexible peripheral crossbar for peripheral routing
  - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- · Clock Sources:
  - Internal 49 MHz oscillator with accuracy of ±2%
  - Internal 24.5 MHz oscillator with ±2% accuracy
  - · Internal 80 kHz low-frequency oscillator
  - External CMOS clock option
  - External crystal/RC Oscillator (up to 25 MHz)

- Analog:
  - 12/10-Bit Analog-to-Digital Converter (ADC)
  - Internal temperature sensor
  - 4 x 12-Bit Digital-to-Analog Converters (DAC)
  - 2 x Low-current analog comparators with adjustable reference
- · Communications and Digital Peripherals:
  - 2 x UART, up to 3 Mbaud
  - SPI™ Master / Slave, up to 12 Mbps
  - SMBus™/I2C™ Master / Slave, up to 400 kbps
  - I<sup>2</sup>C High-Speed Slave, up to 3.4 Mbps
  - 16-bit CRC unit, supporting automatic CRC of flash at 256byte boundaries
  - 4 Configurable Logic Units
- Timers/Counters and PWM:
  - 6-channel programmable counter array (PCA) supporting PWM, capture/compare, and frequency output modes
  - 6 x 16-bit general-purpose timers
  - Independent watchdog timer, clocked from the low frequency oscillator
- On-Chip, Non-Intrusive Debugging
  - · Full memory and register inspection
  - · Four hardware breakpoints, single-stepping
- · Pre-programmed UART bootloader
- Temperature range -40 to 85 °C or -40 to 125 °C

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8BB3 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Device operation is specified from 2.2 V up to a 3.6 V supply. Devices are AEC-Q100 qualified and available in 4x4 mm 32-pin QFN, 3x3 mm 24-pin QFN, 32-pin QFP, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

#### I2C Slave (I2CSLAVE0)

The I2C Slave interface is a 2-wire, bidirectional serial bus that is compatible with the I2C Bus Specification 3.0. It is capable of transferring in high-speed mode (HS-mode) at speeds of up to 3.4 Mbps. Firmware can write to the I2C interface, and the I2C interface can autonomously control the serial transfer of data. The interface also supports clock stretching for cases where the core may be temporarily prohibited from transmitting a byte or processing a received byte during an I2C transaction. This module operates only as an I2C slave device.

The I2C module includes the following features:

- Standard (up to 100 kbps), Fast (400 kbps), Fast Plus (1 Mbps), and High-speed (3.4 Mbps) transfer speeds
- · Support for slave mode only
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave address recognition
- Transmit and receive FIFOs (two byte) to help increase throughput in faster applications
- · Hardware support for multiple slave addresses with the option to save the matching address in the receive FIFO

#### 16-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:

- Support for CCITT-16 polynomial
- Byte-level bit reversal
- · Automatic CRC of flash contents on one or more 256-byte blocks
- · Initial seed selection of 0x0000 or 0xFFFF

#### Configurable Logic Units (CLU0, CLU1, CLU2, and CLU3)

The Configurable Logic block consists of multiple Configurable Logic Units (CLUs). CLUs are flexible logic functions which may be used for a variety of digital functions, such as replacing system glue logic, aiding in the generation of special waveforms, or synchronizing system event triggers.

- · Four configurable logic units (CLUs), with direct-pin and internal logic connections
- Each unit supports 256 different combinatorial logic functions (AND, OR, XOR, muxing, etc.) and includes a clocked flip-flop for synchronous operations
- · Units may be operated synchronously or asynchronously
- · May be cascaded together to perform more complicated logic functions
- · Can operate in conjunction with serial peripherals such as UART and SPI or timing peripherals such as timers and PCA channels
- · Can be used to synchronize and trigger multiple on-chip resources (ADC, DAC, Timers, etc.)
- · Asynchronous output may be used to wake from low-power states

## 3.7 Analog

## 12/10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 12- and 10-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 20 external inputs
- Single-ended 12-bit and 10-bit modes
- Supports an output update rate of up to 350 ksps in 12-bit mode
- Channel sequencer logic with direct-to-XDATA output transfers
- Operation in a low power mode at lower conversion speeds
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- Output data window comparator allows automatic range checking
- Support for output data accumulation
- · Conversion complete and window compare interrupts supported
- Flexible output data formatting
- Includes a fully-internal fast-settling 1.65 V reference and an on-chip precision 2.4 / 1.2 V reference, with support for using the supply as the reference, an external reference and signal ground
- Integrated temperature sensor

## 12-Bit Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3)

The DAC modules are 12-bit Digital-to-Analog Converters with the capability to synchronize multiple outputs together. The DACs are fully configurable under software control. The voltage reference for the DACs is selectable between internal and external reference sources.

- Voltage output with 12-bit performance
- Supports an update rate of 200 ksps
- Hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- · Outputs may be configured to persist through reset and maintain output state to avoid system disruption
- · Multiple DAC outputs can be synchronized together
- DAC pairs (DAC0 and 1 or DAC2 and 3) support complementary output waveform generation
- Outputs may be switched between two levels according to state of configurable logic / PWM input trigger
- Flexible input data formatting
- · Supports references from internal supply, on-chip precision reference, or external VREF pin

Device Package	Pin for Bootload Mode Entry
QFN32	P3.7 / C2D
QFP32	P3.7 / C2D
QFN24	P3.0 / C2D
QSOP24	P3.0 / C2D

# Table 3.3. Summary of Pins for Bootload Mode Entry

## 4.1.2 Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Core Supply Current (G-gr	ade device	s, -40 °C to +85 °C)				
Normal Mode-Full speed with code	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 49 MHz (HFOSC1) <sup>2</sup>	_	5	14.4	mA
executing from flash		F <sub>SYSCLK</sub> = 24.5 MHz (HFOSC0) <sup>2</sup>	_	4.2	5	mA
		F <sub>SYSCLK</sub> = 1.53 MHz (HFOSC0) <sup>2</sup>	_	625	820	μA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>		155	310	μA
Idle Mode-Core halted with periph-	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 49 MHz (HFOSC1) <sup>2</sup>	_	3.8	11.8	mA
erals running		F <sub>SYSCLK</sub> = 24.5 MHz (HFOSC0) <sup>2</sup>	_	3.14	3.8	mA
		F <sub>SYSCLK</sub> = 1.53 MHz (HFOSC0) <sup>2</sup>	_	520	725	μA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>	_	135	315	μA
Suspend Mode-Core halted and	I <sub>DD</sub>	LFO Running	_	125	320	μA
high frequency clocks stopped, Supply monitor off.		LFO Stopped	_	120	300	μA
Snooze Mode-Core halted and	I <sub>DD</sub>	LFO Running	_	23	190	μA
high frequency clocks stopped. Regulator in low-power state, Sup- ply monitor off.		LFO Stopped	—	19	186	μA
Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off.	I <sub>DD</sub>		_	120	300	μA
Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off.	I <sub>DD</sub>		_	0.2	0.91	μA
Digital Core Supply Current (I-gra	de devices	s, -40 °C to +125 °C)				
Normal Mode-Full speed with code	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 49 MHz (HFOSC1) <sup>2</sup>	_	5	14.4	mA
executing from flash		F <sub>SYSCLK</sub> = 24.5 MHz (HFOSC0) <sup>2</sup>	_	4.2	5.2	mA
		F <sub>SYSCLK</sub> = 1.53 MHz (HFOSC0) <sup>2</sup>	_	625	1280	μA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>	_	155	765	μA
dle Mode-Core halted with periph-	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 49 MHz (HFOSC1) <sup>2</sup>	_	3.8	11.8	mA
erals running		F <sub>SYSCLK</sub> = 24.5 MHz (HFOSC0) <sup>2</sup>		3.14	4.1	mA
		F <sub>SYSCLK</sub> = 1.53 MHz (HFOSC0) <sup>2</sup>		520	1175	μA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>	_	135	750	μA
Suspend Mode-Core halted and	I <sub>DD</sub>	LFO Running	_	125	775	μA
high frequency clocks stopped, Supply monitor off.		LFO Stopped	_	120	755	μA
Snooze Mode-Core halted and	I <sub>DD</sub>	LFO Running	_	23	615	μA
high frequency clocks stopped. Regulator in low-power state, Sup- ply monitor off.		LFO Stopped	_	19	610	μA

# Table 4.2. Power Consumption

## 4.1.6 Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Frequency Oscillator 0	(24.5 MHz)	1		I		
Oscillator Frequency	f <sub>HFOSC0</sub>	Full Temperature and Supply Range	24	24.5	25	MHz
Power Supply Sensitivity	PSS <sub>HFOS</sub> C0	T <sub>A</sub> = 25 °C	$T_A = 25 \text{ °C} - 0$		_	%/V
Temperature Sensitivity	TS <sub>HFOSC0</sub>	V <sub>DD</sub> = 3.0 V	_	40	_	ppm/°C
High Frequency Oscillator 1	(49 MHz)			1	I	l
Oscillator Frequency	f <sub>HFOSC1</sub>	Full Temperature and Supply Range	48.02	49	49.98	MHz
Power Supply Sensitivity	PSS <sub>HFOS</sub> C1	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 25 °C —			ppm/V
Temperature Sensitivity	TS <sub>HFOSC1</sub>	V <sub>DD</sub> = 3.0 V	_	103	_	ppm/°C
Low Frequency Oscillator (80	) kHz)	I	I.	I	I	1
Oscillator Frequency	f <sub>LFOSC</sub>	Full Temperature and Supply Range	75	80	85	kHz
Power Supply Sensitivity	PSS <sub>LFOSC</sub>	$T_{A} = 25 ^{\circ}C$ — 0.05		—	%/V	
Temperature Sensitivity	TS <sub>LFOSC</sub>	V <sub>DD</sub> = 3.0 V	—	65	_	ppm/°C

#### Table 4.6. Internal Oscillators

## 4.1.7 External Clock Input

## Table 4.7. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f <sub>CMOS</sub>		0	—	50	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	t <sub>CMOSH</sub>		9	_		ns
External Input CMOS Clock Low Time	t <sub>CMOSL</sub>		9	_	_	ns

EFM8BB3 Data Sheet Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit		
Note: 1. Conversion Time does not include Tracking Time. Total Conversion Time is: Total Conversion Time = [RPT × (ADTK + NUMBITS + 1) × T(SARCLK)] + (T(ADCCLK) × 4)								
where RPT is the number of co 2. Absolute input pin voltage is lim	nversions re ited by the \	presented by the ADRPT field and AD	OCCLK is the					

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Negative Hysteresis	HYS <sub>CP-</sub>	CPHYN = 00	_	-1.5	_	mV
Mode 3 (CPMD = 11)		CPHYN = 01	_	-4	_	mV
		CPHYN = 10	_	-8	_	mV
		CPHYN = 11	—	-16	—	mV
Input Range (CP+ or CP-)	V <sub>IN</sub>		-0.25	_	V <sub>IO</sub> +0.25	V
Input Pin Capacitance	C <sub>CP</sub>		—	7.5	—	pF
Internal Reference DAC Resolution	N <sub>bits</sub>			6	1	bits
Common-Mode Rejection Ratio	CMRR <sub>CP</sub>		_	70	_	dB
Power Supply Rejection Ratio	PSRR <sub>CP</sub>		_	72	_	dB
Input Offset Voltage	V <sub>OFF</sub>	T <sub>A</sub> = 25 °C	-10	0	10	mV
Input Offset Tempco	TC <sub>OFF</sub>		_	3.5	_	μV/°

## 4.1.14 Configurable Logic

## Table 4.14. Configurable Logic

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Propagation Delay	t <sub>DLY</sub>	Through single CLU	—	_	35.3	ns
		Using an external pin				
		Through single CLU	—	3	—	ns
		Using an internal connection				
Clocking Frequency	F <sub>CLK</sub>	1 or 2 CLUs Cascaded	—	—	73.5	MHz
		3 or 4 CLUs Cascaded			36.75	MHz

## 4.1.15 Port I/O

### Table 4.15. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Output High Voltage (High Drive)	V <sub>OH</sub>	I <sub>OH</sub> = -7 mA, V <sub>IO</sub> ≥ 3.0 V	V <sub>IO</sub> - 0.7	_	—	V
		$I_{OH}$ = -3.3 mA, 2.2 V ≤ V <sub>IO</sub> < 3.0 V	V <sub>IO</sub> x 0.8	_	_	V
		$I_{OH}$ = -1.8 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Output Low Voltage (High Drive)	V <sub>OL</sub>	I <sub>OL</sub> = 13.5 mA, V <sub>IO</sub> ≥ 3.0 V		_	0.6	V
		$I_{OL}$ = 7 mA, 2.2 V ≤ $V_{IO}$ < 3.0 V			V <sub>IO</sub> x 0.2	V
		$I_{OL}$ = 3.6 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Output High Voltage (Low Drive)	V <sub>OH</sub>	I <sub>OH</sub> = -4.75 mA, V <sub>IO</sub> ≥ 3.0 V	V <sub>IO</sub> - 0.7	_	_	V
		$I_{OH}$ = -2.25 mA, 2.2 V ≤ V <sub>IO</sub> < 3.0 V	V <sub>IO</sub> x 0.8	_	—	V
		$I_{OH}$ = -1.2 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Output Low Voltage (Low Drive)	V <sub>OL</sub>	$I_{OL}$ = 6.5 mA, $V_{IO} \ge 3.0$ V	—	—	0.6	V
		$I_{OL}$ = 3.5 mA, 2.2 V ≤ $V_{IO}$ < 3.0 V	—	_	V <sub>IO</sub> x 0.2	V
		$I_{OL}$ = 1.8 mA, 1.71 V $\leq$ V <sub>IO</sub> < 2.2 V				
Input High Voltage	V <sub>IH</sub>		0.7 x	_	—	V
			V <sub>IO</sub>			
Input Low Voltage	V <sub>IL</sub>		—	_	0.3 x	V
					V <sub>IO</sub>	
Pin Capacitance	C <sub>IO</sub>		—	7	—	pF
Weak Pull-Up Current	I <sub>PU</sub>	V <sub>DD</sub> = 3.6	-30	-20	-10	μA
(V <sub>IN</sub> = 0 V)						
Input Leakage (Pullups off or Ana- log)	I <sub>LK</sub>	GND < V <sub>IN</sub> < V <sub>IO</sub>	-1.1	_	4	μA
Input Leakage Current with VIN	I <sub>LK</sub>	$V_{IO} < V_{IN} < V_{IO} + 2.5 V$	0	5	150	μA
above V <sub>IO</sub>		Any pin except P3.0, P3.1, P3.2, or P3.3				

Parameter	Symbol	Clocks
SMBus Operating Frequency	f <sub>SMB</sub>	f <sub>CSO</sub> / 3
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>	2 / f <sub>CSO</sub>
Hold Time After (Repeated) START Condition	t <sub>HD:STA</sub>	1 / f <sub>CSO</sub>
Repeated START Condition Setup Time	t <sub>SU:STA</sub>	2 / f <sub>CSO</sub>
STOP Condition Setup Time	t <sub>SU:STO</sub>	2 / f <sub>CSO</sub>
Clock Low Period	t <sub>LOW</sub>	1 / f <sub>CSO</sub>
Clock High Period	t <sub>HIGH</sub>	2 / f <sub>CSO</sub>

## Table 4.17. SMBus Peripheral Timing Formulas (Master Mode)




Figure 4.1. SMBus Peripheral Timing Diagram (Master Mode)

#### 4.2 Thermal Conditions

#### Table 4.18. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Thermal Resistance	θ <sub>JA</sub>	QFN24 Packages	_	30	—	°C/W		
		QFN32 Packages	—	26	_	°C/W		
		QFP32 Packages	—	80	_	°C/W		
		QSOP24 Packages	_	65	—	°C/W		
Note:								

1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

## 5. Typical Connection Diagrams

#### 5.1 Power

Figure 5.1 Power Connection Diagram on page 33 shows a typical connection diagram for the power pins of the device.




Figure 5.1. Power Connection Diagram

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	VIO	I/O Supply Power Input			
3	VDD	Supply Power Input			
4	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
5	P3.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
6	P3.4	Multifunction I/O			
7	P3.3	Multifunction I/O			DAC3
8	P3.2	Multifunction I/O			DAC2
9	P3.1	Multifunction I/O			DAC1
10	P3.0	Multifunction I/O			DAC0
11	P2.6	Multifunction I/O			ADC0.19
					CMP1P.8
					CMP1N.8
12	P2.5	Multifunction I/O		CLU3OUT	ADC0.18
					CMP1P.7
					CMP1N.7
13	P2.4	Multifunction I/O			ADC0.17
					CMP1P.6
					CMP1N.6
14	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.16
				CLU1B.15	CMP1P.5
				CLU2B.15	CMP1N.5
				CLU3A.15	

## Table 6.1. Pin Definitions for EFM8BB3x-QFN32

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
23	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	CMP0P.8
				CLU1A.11	CMP0N.8
				CLU2B.10	
				CLU3A.12	
24	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	CMP0P.7
				CLU1B.10	CMP0N.7
				CLU2A.11	
				CLU3B.13	
25	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU1OUT	CMP0P.6
				CLU0A.12	CMP0N.6
				CLU1A.10	CMP1P.1
				CLU2A.10	CMP1N.1
				CLU3B.12	
26	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU0B.11	CMP1P.0
				CLU1B.9	CMP1N.0
				CLU3A.11	
27	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	
				CLU0A.11	
				CLU1B.8	
				CLU3A.10	
28	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
29	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	
30	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	
31	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
32	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	
Center	GND	Ground			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
19	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU1OUT	CMP1P.1
				CLU0B.11	CMP1N.1
				CLU1B.9	
				CLU3A.11	
20	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	CMP1P.0
				CLU0A.11	CMP1N.0
				CLU1B.8	
				CLU3A.10	
21	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	
22	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	
23	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
24	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	

# 8. QFP32 Package Specifications

### 8.1 QFP32 Package Dimensions




Figure 8.1. QFP32 Package Drawing

## Table 8.1. QFP32 Package Dimensions

Dimension	Min	Тур	Мах
A	_		1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b	0.30	0.37	0.45
C	0.09 —		0.20
D	9.00 BSC		
D1	7.00 BSC		
е	0.80 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.50 0.60		0.70

## 10. QSOP24 Package Specifications

## 10.1 QSOP24 Package Dimensions




Figure 10.1. QSOP24 Package Drawing

#### Table 10.1. QSOP24 Package Dimensions

Dimension	Min	Тур	Мах
A	_	—	1.75
A1	0.10	—	0.25
b	0.20	—	0.30
С	0.10	_	0.25
D	8.65 BSC		
E	6.00 BSC		
E1	3.90 BSC		
e	0.635 BSC		
L	0.40	—	1.27
theta	0°	—	8°

6.4 EFM8BB3x-QSOP24 Pin Definitions       5         7. QFN32 Package Specifications.       5         7.1 QFN32 Package Dimensions       5         7.2 QFN32 PCB Land Pattern       5         7.3 QFN32 Package Marking       5         8. QFP32 Package Dimensions       5         8.1 QFP32 Package Dimensions       5         8.2 QFP32 Package Dimensions       5         8.2 QFP32 Package Marking       6         8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications.       6         9.1 QFN24 Package Specifications.       6         9.2 QFN24 Package Marking       6         9.3 QFN24 Package Marking       6         9.3 QFN24 Package Marking       6         9.3 QFN24 Package Dimensions       6         9.3 QFN24 Package Marking       6         9.3 QFN24 Package Marking       6         10.1 QSOP24 Package Dimensions       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 PCB Land Pattern       6         10.3 QSOP24 Package Marking       7         11.1 Revision 1.01       7         11.2 Revision 0.10       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7		6.2 EFM8BB3x-QFP32 Pin Definitions	
7. QFN32 Package Specifications.       5         7.1 QFN32 Package Dimensions       5         7.2 QFN32 PCB Land Pattern       5         7.3 QFN32 Package Marking       5         8. QFP32 Package Specifications.       5         8. QFP32 Package Dimensions       5         8.1 QFP32 Package Dimensions       5         8.2 QFP32 PCB Land Pattern       6         8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications.       6         9. QFN24 Package Dimensions       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 Package Dimensions       6         9.3 QFN24 Package Marking       6         10.1 QSOP24 Package Dimensions       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 PCB Land Pattern       6         10.3 QSOP24 Package Marking       7         11. Revision 1.01       7         11.1 Revision 1.01       7         11.2 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.1       7		6.3 EFM8BB3x-QFN24 Pin Definitions	
7.1       QFN32 Package Dimensions       5         7.2       QFN32 PCB Land Pattern       5         7.3       QFN32 Package Marking       5         8.       QFP32 Package Specifications.       5         8.1       QFP32 Package Dimensions       5         8.2       QFP32 Package Dimensions       5         8.2       QFP32 Package Marking       6         8.3       QFP32 Package Marking       6         9.       QFN24 Package Specifications.       6         9.1       QFN24 Package Dimensions       6         9.2       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         9.3       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         10.1       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Dimensions       6         10.3       QSOP24 Package Marking       7         11.1       Revision 1.01       7         11.2       Revision 1.01       7         11.3       Revision 0.4       7         11.4       Revision 0.3       7         11.5       Revision 0.1       7    <		6.4 EFM8BB3x-QSOP24 Pin Definitions	
7.2       QFN32 PCB Land Pattern       5         7.3       QFN32 Package Marking       5         8.       QFP32 Package Specifications       5         8.1       QFP32 Package Dimensions       5         8.2       QFP32 PCB Land Pattern       6         8.3       QFP32 Package Marking       6         9.       QFN24 Package Specifications       6         9.1       QFN24 Package Dimensions       6         9.2       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         9.3       QFN24 Package Dimensions       6         9.3       QFN24 Package Dimensions       6         9.3       QFN24 Package Dimensions       6         10.1       QSOP24 Package Dimensions       6         10.1       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Marking       7         11.1       Revision 1.01       7         11.2       Revision 1.01       7         11.3       Revision 0.4       7         11.4       Revision 0.4       7         11.5       Revision 0.1       7         11.6       Revision 0.1       7   <	7.	7. QFN32 Package Specifications.	
7.3 QFN32 Package Marking       5         8. QFP32 Package Specifications       5         8.1 QFP32 Package Dimensions       5         8.2 QFP32 PCB Land Pattern       6         8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 PCB Land Pattern       6         9.3 QFN24 Package Marking       6         9.3 QFN24 Package Specifications       6         10. QSOP24 Package Specifications       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 Package Dimensions       6         10.3 QSOP24 Package Marking       7         11.1 Revision 1.01       7         11.2 Revision 1.01       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.2       7         11.6 Revision 0.1       7		7.1 QFN32 Package Dimensions	
8. QFP32 Package Specifications.       5         8.1 QFP32 Package Dimensions       5         8.2 QFP32 PCB Land Pattern       6         8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications.       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 PCB Land Pattern       6         9.3 QFN24 Package Specifications       6         9.3 QFN24 Package Specifications       6         10. QSOP24 Package Specifications       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 Package Dimensions       6         10.3 QSOP24 Package Marking       7         11.1 Revision 1.01       7         11.2 Revision 1.01       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.2       7         11.6 Revision 0.1       7		7.2 QFN32 PCB Land Pattern	
8.1       QFP32 Package Dimensions       5         8.2       QFP32 PCB Land Pattern       6         8.3       QFP32 Package Marking       6         9.       QFN24 Package Specifications.       6         9.1       QFN24 Package Dimensions       6         9.2       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         10.       QSOP24 Package Specifications       6         10.1       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Marking       7         11.1       Revision History.       7         11.1       Revision 1.01       7         11.2       Revision 0.4       7         11.3       Revision 0.3       7         11.4       Revision 0.3       7         11.5       Revision 0.1       7		7.3 QFN32 Package Marking	
8.1       QFP32 Package Dimensions       5         8.2       QFP32 PCB Land Pattern       6         8.3       QFP32 Package Marking       6         9.       QFN24 Package Specifications.       6         9.1       QFN24 Package Dimensions       6         9.2       QFN24 Package Dimensions       6         9.3       QFN24 Package Marking       6         10.       QSOP24 Package Specifications       6         10.1       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Dimensions       6         10.2       QSOP24 Package Marking       7         11.1       Revision History.       7         11.1       Revision 1.01       7         11.2       Revision 0.4       7         11.3       Revision 0.3       7         11.4       Revision 0.3       7         11.5       Revision 0.1       7	8.	8. QFP32 Package Specifications.	
8.3 QFP32 Package Marking       6         9. QFN24 Package Specifications.       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 PCB Land Pattern       6         9.3 QFN24 Package Marking       6         10. QSOP24 Package Specifications       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 Package Dimensions       6         10.3 QSOP24 Package Marking       7         11.1 Revision History.       7         11.1 Revision 1.01       7         11.2 Revision 0.1       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.1       7         11.6 Revision 0.1       7			
9. QFN24 Package Specifications.       6         9.1 QFN24 Package Dimensions       6         9.2 QFN24 PCB Land Pattern       6         9.3 QFN24 Package Marking       6         10. QSOP24 Package Specifications       6         10.1 QSOP24 Package Dimensions       6         10.2 QSOP24 Package Dimensions       6         10.3 QSOP24 Package Marking       6         11.1 Revision History.       7         11.1 Revision 1.01       7         11.2 Revision 1.01       7         11.3 Revision 0.4       7         11.4 Revision 0.3       7         11.5 Revision 0.1       7         11.6 Revision 0.1       7		8.2 QFP32 PCB Land Pattern	
9.1       QFN24 Package Dimensions		8.3 QFP32 Package Marking	
9.1       QFN24 Package Dimensions	9.	9. QFN24 Package Specifications.	63
9.2 QFN24 PCB Land Pattern			
9.3 QFN24 Package Marking			
10.1 QSOP24 Package Dimensions			
10.1 QSOP24 Package Dimensions	10	10. QSOP24 Package Specifications	67
10.2 QSOP24 PCB Land Pattern			
11. Revision History.       .			
11.1 Revision 1.01 </td <td></td> <td>10.3 QSOP24 Package Marking</td> <td></td>		10.3 QSOP24 Package Marking	
11.1 Revision 1.01 </td <td>11</td> <td>11. Revision History.</td> <td></td>	11	11. Revision History.	
11.3 Revision 0.4 <td></td> <td></td> <td></td>			
11.3 Revision 0.4 <td></td> <td>11.2 Revision 1.0</td> <td></td>		11.2 Revision 1.0	
11.4 Revision 0.3 <td></td> <td></td> <td></td>			
11.6 Revision 0.1			
		11.5 Revision 0.2	
Table of Contents   7		11.6 Revision 0.1	
	Та	Table of Contents	

Silicon Labs



Simplicity Studio<sup>4</sup>

## **Simplicity Studio**

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







www.silabs.com/quality

Support and Community community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

# http://www.silabs.com