



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 5x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f76-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2.1 STATUS Register

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable, therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as $000u \ u1uu$ (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, or DC bits from the STATUS register. For other instructions not affecting any status bits, see the "Instruction Set Summary."

Note 1: The <u>C</u> and <u>DC</u> bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the <u>SUBLW</u> and <u>SUBWF</u> instructions for examples.

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
	IRP	RP1	RP0	TO	PD	Z	DC	С		
	bit 7							bit 0		
bit 7	IRP: Regis 1 = Bank 2 0 = Bank 0	ster Bank Sele 2, 3 (100h - 1F 0, 1 (00h - FFt	ect bit (used f Fh) n)	or indirect ac	ldressing)					
bit 6-5	RP1:RP0 : Register Bank Select bits (used for direct addressing) 11 = Bank 3 (180h - 1FFh) 10 = Bank 2 (100h - 17Fh) 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes									
bit 4	TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred									
bit 3	PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction									
bit 2	z: Zero bit 1 = The re 0 = The re	sult of an arith sult of an arith	nmetic or logi nmetic or logi	c operation is	s zero s not zero					
bit 1	 Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the 4th low order bit of the result occurred a = No carry-out from the 4th low order bit of the result 									
bit 0	C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred									
	Legend:	complement loaded with e	of the secon	d operand. F h or low orde	For rotate (R r bit of the s	RF, RLF)	instructions	s, this bit is		

- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
Legend:			

2.2.2.2 OPTION_REG Register

The OPTION_REG register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2: OPTION_REG REGISTER (ADDRESS 81h, 181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
bit 7							bit 0
RBPU: PC	RTB Pull-up	Enable bit					
	B pull-ups are	disabled	, individual pr	ort latch valu	100		
	nterrunt Edae	Select hit	individual po		163		
1 = Interru	nt on rising e	dae of RB0/	INT nin				
0 = Interru	pt on falling e	dge of RB0/	/INT pin				
T0CS : TM	R0 Clock Sou	rce Select b	bit				
1 = Transi	tion on RA4/T	0CKI pin					
0 = Interna	al instruction c	ycle clock (CLKOUT)				
TOSE: TM	R0 Source Ec	lge Select b	it 				
1 = Increm 0 = Increm	ient on high-to ient on low-to	o-low transit -high transit	ion on RA4/T ion on RA4/T	OCKI pin OCKI pin			
PSA: Pres	caler Assignn	nent bit					
1 = Presca 0 = Presca	aler is assigne aler is assigne	d to the WE d to the Tim)T her0 module				
PS2:PS0:	Prescaler Rat	te Select bit	S				
Bit Va	alue TMR0	Rate WDT	Rate				
0.0	0 1:2	1:1	 				
00	1 1:4 0 1:9	1:2	1				
01	1 1:10	 	r }				
10	0 1:3	2 1:1	6				
10 11	$\begin{array}{c c} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 $	4 1:3 28 1:6	32 34				
11	1 1:2	56 1:1	28				
Legend:							
R = Reada	able bit	W = W	ritable bit	U = Unimp	blemented	bit, read as	'0'
- n = Value	e at POR rese	t '1' = Bit	t is set	'0' = Bit is	cleared	x = Bit is ι	unknown
	R/W-1 RBPU bit 7 RBPU: PC 1 = PORTI 0 = PORTI ITEDG: I 1 = Interru 0 = Interru TOCS: TM 1 = Incerm 0 = Interru TOSE: TM 1 = Incerm 0 = Incerm PSA: Presca 0 = Presca 0 = Presca 0 = Presca 0 = 000 0 = 000 0 = 000 0 = 000 0 = 000 0 = 000 0 = 000 0 = 000 0 = 000 0 = 000 0 = 000 0 = 000 0 = 0000 0 = 00000 0 = 000000000 0 = 0000000000000000000000000000000000	R/W-1R/W-1RBPUINTEDGbit 7RBPU: PORTB Pull-up I1 = PORTB pull-ups are0 = PORTB pull-ups areINTEDG: Interrupt Edge1 = Interrupt on rising ed0 = Interrupt on falling eTOCS: TMR0 Clock Sout1 = Transition on RA4/T0 = Internal instruction ofTOSE: TMR0 Source Ed1 = Increment on high-td0 = Increment on low-toPSA: Prescaler Assigne1 = Prescaler is assigne0 = Prescaler is assigne0 = Prescaler is assigne0 = Rescaler is assigne0 = 1:20011:11:20011:11:20111:20111:31011:40101:20111:11:2Legend:R = Readable bit- n = Value at POR rese	R/W-1R/W-1R/W-1RBPUINTEDGTOCSbit 7 RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled byINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/0 = Interrupt on falling edge of RB0/0 = Interrupt on RA4/TOCKI pin0 = Internal instruction cycle clock (TOSE: TMR0 Source Edge Select b1 = Increment on high-to-low transit0 = Increment on low-to-high transitPSA: Prescaler Assignment bit1 = Prescaler is assigned to the WD0 = Prescaler is assigned to the TimePS2:PS0: Prescaler Rate Select bit1 = 1001 : 120111 : 161: 20111: 161: 21111: 2561: 11: 11: 2561: 11: 11: 2561: 11: 11: 2561: 11: 11: 2561: 11: 11: 2561: 11: 21: 11: 21: 11: 21: 11: 21: 11: 21: 11: 11: 21: 11: 11: 2<	R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEbit 7 RBPU : PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual porINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on RA4/T0CKI pin0 = Internal instruction cycle clock (CLKOUT)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on RA4/T0 = Increment on low-to-high transition on RA4/T0 = Increment on low-to-high transition on RA4/T0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate0001 : 20111 : 641: 20101 : 321: 101: 1: 261: 111: 2561: 1: 281: 128Legend:R = Readable bitW = Writable bit- n = Value at POR reset'1' = Bit is set	R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAbit 7 RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valueINTEDG:Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin TOCS: TMR0 Clock Source Select bit1 = Transition on RA4/T0CKI pin0 = Internal instruction cycle clock (CLKOUT) TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on RA4/T0CKI pin0 = Increment on low-to-high transition on RA4/T0CKI pin0 = Increment on low-to-high transition on RA4/T0CKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 module PS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate 000 1 : 2 $1 : 16$ 101 $1 : 16$ 101 $1 : 266$ $1 : 128$ Legend:R = Readable bitW = Writable bitU = Unimp- n = Value at POR reset'1' = Bit is set'0' = Bit is	R/W-1R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAPS2bit 7 RBPU: PORTB pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin TOCS: TMR0 Clock Source Select bit1 = Transition on RA4/TOCKI pin0 = Internal instruction cycle clock (CLKOUT) TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on RA4/T0CKI pin0 = Increment on low-to-high transition on RA4/T0CKI pin0 = Prescaler Assignment bit1 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 module PS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate 000 $1:2$ $1:1$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:2$ $1:1$ $1:2$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ <t< td=""><td>R.W-1<th< td=""></th<></td></t<>	R.W-1 <th< td=""></th<>

x = Bit is unknown

PCON Register 2.2.2.8

The Power Control (PCON) register contains flag bits to allow differentiation between a Power-on Reset (POR), a Brown-out Reset (BOR), a Watchdog Reset (WDT) and an external MCLR Reset.

BOR is unknown on POR. It must be set by Note: the user and checked on subsequent RESETS to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is not predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the configuration word).

REGISTER 2-8: PCON REGISTER (ADDRESS 8Eh)

- n = Value at POR reset

	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-1
	_	_	_	_	—	—	POR	BOR
	bit 7							bit 0
bit 7-2	Unimplem	ented: Rea	d as '0'					
bit 1	POR: Pow	er-on Reset	Status bit					
	1 = No Pov	wer-on Rese	et occurred					
	0 = A Pow	er-on Reset	occurred (m	ust be set in	software aft	er a Power-	on Reset of	ccurs)
bit 0	BOR: Brov	vn-out Rese	t Status bit					
	1 = No Brown-out Reset occurred							
	0 = A Brow	vn-out Reset	t occurred (m	lust be set in	software af	ter a Brown-	out Reset	occurs)
	Legend:							
	R = Reada	able bit	W = W	ritable bit	U = Unim	plemented b	oit, read as	'0'

'0' = Bit is cleared

'1' = Bit is set

4.2 PORTB and the TRISB Register

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= '1') will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= '0') will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.





Four of the PORTB pins (RB7:RB4) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>). This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

This interrupt on mismatch feature, together with software configureable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key depression. Refer to the Embedded Control Handbook, "Implementing Wake-up on Key Stroke" (AN552).

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION_REG<6>).

RB0/INT is discussed in detail in Section 12.11.1.

FIGURE 4-4: BLOCK DIAGRAM OF RB7:RB4 PINS



4.6 Parallel Slave Port

The Parallel Slave Port (PSP) is not implemented on the PIC16F73 or PIC16F76.

PORTD operates as an 8-bit wide Parallel Slave Port, or Microprocessor Port, when control bit PSPMODE (TRISE<4>) is set. In Slave mode, it is asynchronously readable and writable by an external system using the read control input pin RE0/RD, the write control input pin RE1/WR, and the chip select control input pin RE2/CS.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (i.e., set). The A/D port configuration bits PCFG3:PCFG0 (ADCON1<3:0>) must be set to configure pins RE2:RE0 as digital I/O.

There are actually two 8-bit latches, one for data output (external reads) and one for data input (external writes). The firmware writes 8-bit data to the PORTD output data latch and reads data from the PORTD input data latch (note that they have the same address). In this mode, the TRISD register is ignored, since the external device is controlling the direction of data flow.

An external write to the PSP occurs when the \overline{CS} and \overline{WR} lines are both detected low. Firmware can read the actual data on the PORTD pins during this time. When either the CS or WR lines become high (level triggered), the data on the PORTD pins is latched, and the Input Buffer Full (IBF) status flag bit (TRISE<7>) and interrupt flag bit PSPIF (PIR1<7>) are set on the Q4 clock cycle, following the next Q2 cycle to signal the write is complete (Figure 4-9). Firmware clears the IBF flag by reading the latched PORTD data, and clears the PSPIF bit.

The Input Buffer Overflow (IBOV) status flag bit (TRISE<5>) is set if an external write to the PSP occurs while the IBF flag is set from a previous external write. The previous PORTD data is overwritten with the new data. IBOV is cleared by reading PORTD and clearing IBOV.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are detected low. The data in the PORTD output latch is output to the PORTD pins. The Output Buffer Full (OBF) status flag bit (TRISE<6>) is cleared immediately (Figure 4-10), indicating that the PORTD latch is being read, or has been read by the external bus. If firmware writes new data to the output latch during this time, it is immediately output to the PORTD pins, but OBF will remain cleared.

When either the \overline{CS} or \overline{RD} pins are detected high, the PORTD outputs are disabled, and the interrupt flag bit PSPIF is set on the Q4 clock cycle following the next Q2 cycle, indicating that the read is complete. OBF remains low until firmware writes new data to PORTD.

When not in PSP mode, the IBF and OBF bits are held clear. Flag bit IBOV remains unchanged. The PSPIF bit must be cleared by the user in firmware; the interrupt can be disabled by clearing the interrupt enable bit PSPIE (PIE1<7>).

FIGURE 4-8:

PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE PORT)



6.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 6.4.1).

In Asynchronous Counter mode, Timer1 cannot be used as a time-base for capture or compare operations.

6.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L, while the timer is running from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. The example code provided in Example 6-1 and Example 6-2 demonstrates how to write to and read Timer1 while it is running in Asynchronous mode.

EXAMPLE 6-1: WRITING A 16-BIT FREE-RUNNING TIMER

; All	interrupts	are disabled	
CLRF	TMR1L	; Clear Low byte, Ensures no rollover into TMR1H	
MOVLW	HI_BYTE	; Value to load into TMR1H	
MOVWF	TMR1H, F	; Write High byte	
MOVLW	LO_BYTE	; Value to load into TMR1L	
MOVWF	TMR1H, F	; Write Low byte	
; Re-	enable the i	nterrupt (if required)	
CONTI	NUE	; Continue with your code	

EXAMPLE 6-2: READING A 16-BIT FREE-RUNNING TIMER

; All int	errupts a	re	disabled
MOVF TN	R1H, W	;	Read high byte
MOVWF TN	PH		
MOVF TN	R1L, W	;	Read low byte
MOVWF TN	PL		
MOVF TN	R1H, W	;	Read high byte
SUBWF TN	PH, W	;	Sub 1st read with 2nd read
BTFSC ST	ATUS,Z	;	Is result = 0
GOTO CO	NTINUE	;	Good 16-bit read
; TMR1L m	y have r	01	led over between the read of the high and low bytes.
; Reading	the high	a	nd low bytes now will read a good value.
MOVF TN	R1H, W	;	Read high byte
MOVWF TN	PH		
MOVF TN	R1L, W	;	Read low byte
MOVWF TN	PL	;	Re-enable the Interrupt (if required)
CONTINUE		;	Continue with your code

PIC16F7X

REGISTER 8-1: CCP1CON REGISTER/CCP2CON REGISTER (ADDRESS: 17h/1Dh)

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—	—	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0			
	bit 7							bit 0			
it 7-6	Unimplem	ented: Rea	d as '0'								
it 5-4	CCPxX:CO	CPxY: PWM	Least Signi	ficant bits							
	<u>Capture m</u> Unused <u>Compare r</u> Unused	<u>Sapture mode:</u> Jnused <u>Sompare mode:</u>									
	<u>PWM mod</u> These bits	<u>e:</u> are the two	LSbs of the	PWM duty	cycle. The e	ight MSbs a	re found in (CCPRxL.			
it 3-0	CCPxM3:0	CCPxM0: CO	CPx Mode S	elect bits							
	<pre>CCPxM3:CCPxM0: CCPx Mode Select bits 0000 = Capture/Compare/PWM disabled (resets CCPx module) 0100 = Capture mode, every falling edge 0101 = Capture mode, every falling edge 0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge 1000 = Compare mode, set output on match (CCPxIF bit is set) 1001 = Compare mode, clear output on match (CCPxIF bit is set) 1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected) 1011 = Compare mode, trigger special event (CCPxIF bit is set, CCPx pin is unaffected); CCP1 clears Timer1; CCP2 clears Timer1 and starts an A/D conversion (if A/D module is enabled) 11xx = PWM mode</pre>										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
 n = Value at POR reset 	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

12.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator Selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- In-Circuit Serial Programming

These devices have a Watchdog Timer, which can be enabled or disabled, using a configuration bit. It runs off its own RC oscillator for added reliability.

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in RESET while the power supply stabilizes, and is enabled or disabled, using a configuration bit. With these two timers on-chip, most applications need no external RESET circuitry. SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up, or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. Configuration bits are used to select the desired oscillator mode.

Additional information on special features is available in the PICmicro[™] Mid-Range Reference Manual (DS33023).

12.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space, which can be accessed only during programming.

12.11 Interrupts

The PIC16F7X family has up to 12 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set, regard-
	less of the status of their corresponding
	mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the Special Function Registers, PIR1 and PIR2. The corresponding interrupt enable bits are contained in Special Function Registers, PIE1 and PIE2, and the peripheral interrupt enable bit is contained in Special Function Register, INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs, relative to the current Q cycle. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit, or the GIE bit.



FIGURE 12-10: INTERRUPT LOGIC

12.11.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising, if bit INTEDG (OPTION_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wakeup. See Section 12.14 for details on SLEEP mode.

12.11.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit TMR0IE (INTCON<5>). (Section 5.0)

12.11.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>), see Section 4.2.

12.12 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W, PCLATH and STA-TUS registers). This will have to be implemented in software, as shown in Example 12-1.

For the PIC16F73/74 devices, the register W_TEMP must be defined in both banks 0 and 1 and must be defined at the same offset from the bank base address (i.e., If W_TEMP is defined at 20h in bank 0, it must also be defined at A0h in bank 1.). The registers, PCLATH_TEMP and STATUS_TEMP, are only defined in bank 0.

Since the upper 16 bytes of each bank are common in the PIC16F76/77 devices, temporary holding registers W_TEMP, STATUS_TEMP and PCLATH_TEMP should be placed in here. These 16 locations don't require banking and, therefore, make it easier for context save and restore. The same code shown in Example 12-1 can be used.

MOVWF	W_TEMP	;Copy W to TEMP register	
SWAPF	STATUS,W	;Swap status to be saved into W	
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0	
MOVWF	STATUS TEMP	;Save status to bank zero STATUS TEMP register	
MOVF	PCLATH, W	;Only required if using pages 1, 2 and/or 3	
MOVWF	PCLATH_TEMP	;Save PCLATH into W	
CLRF	PCLATH	;Page zero, regardless of current page	
:			
:(ISR)		;Insert user code here	
:			
MOVF	PCLATH_TEMP, W	;Restore PCLATH	
MOVWF	PCLATH	;Move W into PCLATH	
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W	
		;(sets bank to original state)	
MOVWF	STATUS	;Move W into STATUS register	
SWAPF	W_TEMP,F	;Swap W_TEMP	
SWAPF	W_TEMP,W	;Swap W_TEMP into W	

EXAMPLE 12-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

NOTES:

15.1 DC Characteristics: PIC16F73/74/76/77 (Industrial, Extended) PIC16LF73/74/76/77 (Industrial) (Continued)

PIC16LF73/74/76/77 (Industrial)				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
PIC16F73/74/76/77 (Industrial, Extended)				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
	Idd	Supply Current (Notes 2, 5	5)							
D010		PIC16LF7X	—	0.4	2.0	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)			
D010A			—	20	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled			
D010		PIC16F7X	-	0.9	4	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 5.5V (Note 4)			
D013			_	5.2	15	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V			
D015*	Δ Ibor	Brown-out Reset Current (Note 6)	—	25	200	μA	BOR enabled, VDD = 5.0V			
D020	IPD	Power-down Current (Note	es 3, 5)		•		•			
D021		PIC16LF7X	_	2.0 0.1	30 5	μΑ μΑ	$VDD = 3.0V$, WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$ $VDD = 3.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$			
D020		PIC16F7X		5.0	42	μA	VDD = $4.0V$, WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$			
D021			—	0.1	19	μA	VDD = $4.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$			
D021A			—	10.5	57	μΑ	$VDD = 4.0V$, WDT enabled, $-40^{\circ}C$ to $+125^{\circ}C$			
				1.5	42	μΑ	VDD = 4.0V, VVDT disabled, -40°C to +125°C			
D023*	Δ IBOR	Brown-out Reset Current (Note 6)		25	200	μA	BOR enabled, VDD = 5.0V			

Legend: Shading of rows is to assist in readability of of the table.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from-rail to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.
- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
100*	100* Тнідн Clock high time		100 kHz mode	4.0	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TCY			
101*	101* TLOW Clock low time		100 kHz mode	4.7		μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TCY	_		
102*	102* TR SDA and SCL rise time		100 kHz mode	—	1000	ns	
			400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10 - 400 pF
103* TF SDA time	SDA and SCL fall time	100 kHz mode	—	300	ns		
		400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10 - 400 pF	
90* TSU:STA START condition	START condition	100 kHz mode	4.7	_	μs	Only relevant for	
		setup time	400 kHz mode	0.6		μs	Repeated START condition
91* THD:STA START condition		START condition	100 kHz mode	4.0	—	μs	After this period the first
		hold time	400 kHz mode	0.6	—	μs	clock pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data input setup	100 kHz mode	250	—	ns	(Note 2)
		time	400 kHz mode	100	—	ns	
92*	Tsu:sto	STOP condition setup time	100 kHz mode	4.7	—	μs	
			400 kHz mode	0.6	—	μs	
109*	ΤΑΑ	Output valid from clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	—	—	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
		400 kHz mode	1.3	—	μs	before a new transmission can start	
	Св	Bus capacitive loading		—	400	pF	

TABLE 15-9: I²C BUS DATA REQUIREMENTS

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

NOTES:

16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.











FIGURE 16-3: TYPICAL IDD vs. Fosc OVER VDD (XT MODE)





40-Lead Plastic Dual In-line (P) - 600 mil (PDIP)



Units	INCHES*			MILLIMETERS		
1 Limits	MIN	NOM	MAX	MIN	NOM	MAX
n		40			40	
р		.100			2.54	
А	.160	.175	.190	4.06	4.45	4.83
A2	.140	.150	.160	3.56	3.81	4.06
A1	.015			0.38		
Е	.595	.600	.625	15.11	15.24	15.88
E1	.530	.545	.560	13.46	13.84	14.22
D	2.045	2.058	2.065	51.94	52.26	52.45
L	.120	.130	.135	3.05	3.30	3.43
С	.008	.012	.015	0.20	0.29	0.38
B1	.030	.050	.070	0.76	1.27	1.78
В	.014	.018	.022	0.36	0.46	0.56
eВ	.620	.650	.680	15.75	16.51	17.27
α	5	10	15	5	10	15
β	5	10	15	5	10	15
	Units n P A A2 A1 E D L C B1 B eB α β	Units MIN n P A .160 A2 .140 A1 .015 E .595 E1 .530 D 2.045 L .120 c .008 B1 .030 B .014 eB .620 α .5 β .5	Units INCHES* nLimits MIN NOM n 40 P .100 A .160 .175 A2 .140 .150 A1 .015	$\begin{tabular}{ c c c c } \hline Units & INCHES* \\ \hline Limits & MIN & NOM & MAX \\ \hline n & 40 \\ \hline P & 100 \\ \hline A & 160 & 175 \\ \hline A & 160 & 160 \\ \hline B & 100 & 160 \\ \hline B & 100 & 160 \\ \hline B & 100 & 150 \\ \hline B & 5 & 100 & 150 \\ \hline B & 5 & 10 & 15 \\ \hline B & 5 & 10 & 15 \\ \hline B & 160 & 160 \\ \hline A & 160 &$	$\begin{tabular}{ c c c c c } \hline $$ Units $$ INCHES*$ MAX MIN $$ MAX MIN $$ n $$ 100 $$	$\begin{tabular}{ c c c c c } \hline \mathbf{V} \mathbf{NCHES}^* \mathbf{MIN} \mathbf{NOM} \mathbf{MAX} \mathbf{MIN} \mathbf{NOM} \mathbf{NOnd} \mathbf{NOM} $$

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-011

Drawing No. C04-016

44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)



		INCHES*			MILLIMETERS		
Dimension	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		44			44	
Pitch	р		.050			1.27	
Pins per Side	n1		11			11	
Overall Height	А	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	Е	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-047 Drawing No. C04-048

APPENDIX A: REVISION HISTORY

Version	Date	Revision Description
A	2000	This is a new data sheet. How- ever, these devices are similar to the PIC16C7X devices found in the PIC16C7X Data Sheet (DS30390) or the PIC16F87X devices (DS30292).
В	2001	Final data sheet. Includes device characterization data. Addition of extended temperature devices. Addition of 28-pin MLF package. Minor typographic revisions throughout.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

TABLE B-1:DEVICE DIFFERENCES

Difference	PIC16F73	PIC16F74	PIC16F76	PIC16F77
FLASH Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	192	192	368	368
I/O Ports	3	5	3	5
A/D	5 channels, 8 bits	8 channels, 8 bits	5 channels, 8 bits	8 channels, 8 bits
Parallel Slave Port	no	yes	no	yes
Interrupt Sources	11	12	11	12
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin TQFP 44-pin PLCC	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin TQFP 44-pin PLCC

INDEX

	-	
1	Δ	۱
		•

A/D	
A/D Conversion Status (GO/DONE Bit)	83
Acquisition Requirements	
ADCON0 Register	83
ADCON1 Register	83
ADRES Register	83
Analog Port Pins8, 1	0, 12, 39
Analog-to-Digital Converter	83
Associated Registers	
Configuring Analog Port Pins	
Configuring the Interrupt	85
Configuring the Module	85
Conversion Clock	87
Conversion Requirements	
Conversions	87
Converter Characteristics	
Effects of a RESET	87
Faster Conversion - Lower Resolution	
Trade-off	87
Internal Sampling Switch (Rss) Impedance	
Operation During SLEEP	87
Source Impedance	
Using the CCP Trigger	
Absolute Maximum Ratings	
ACK Pulse	65, 66
ADCON0 Register	
GO/DONE Bit	
ADCON1 Register	
ADRES Register	83
Analog Port Pins. See A/D	
Application Notes	
AN552 (Implementing Wake-up on Key Stroke	es
Using PIC16F7X)	
AN556 (Implementing a Table Read)	
AN578 (Use of the SSP Module in the I ² C	
Multi-Master Environment)	
AN607 (Power-up Trouble Shooting)	
Assembler	
MPASM Assembler	113
В	
Parking Data Managa	40
Banking, Data Memory	
BF DI	
BIOCK Diagrams	05
A/D	
Analog Input Model	
Orating Made Oracetics	
Capture Mode Operation	
Capture Mode Operation Compare	55
Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT	55 55 -
Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration)	55
Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation	
Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration)	
Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic	
Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16F73 and PIC16F76	
Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16F73 and PIC16F76 PIC16F74 and PIC16F77	
Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16F73 and PIC16F76 PIC16F74 and PIC16F77 PORTA	
Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16F73 and PIC16F76 PIC16F74 and PIC16F77 PORTA RA3:RA0 and RA5 Port Pins	55
Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16F73 and PIC16F76 PIC16F74 and PIC16F77 PORTA RA3:RA0 and RA5 Port Pins RA4/T0CKI Pin	55 55 91 91 99 6 7 7 31 31
Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16F73 and PIC16F76 PIC16F74 and PIC16F77 PORTA RA3:RA0 and RA5 Port Pins RA4/T0CKI Pin PORTB	
Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16F73 and PIC16F76 PIC16F74 and PIC16F77 PORTA RA3:RA0 and RA5 Port Pins RA4/T0CKI Pin PORTB RB3:RB0 Port Pins	55

С

Capture/Compare/PWM (CCP)		
Associated Registers	56	58
Capture Mode	,	55
Prescaler		55
CCP Pin Configuration	55	56
	.55,	50
	٥	11
CCP2		
	a	11
Compare Mode	,	55
Software Interrunt Mode		56
Special Trigger Output		56
Timer1 Mode Selection		56
Example PWM Frequencies and Resolutions		58
Interaction of Two CCP Modules		53
PWM Duty Cycle		57
PW/M Mode		57
PW/M Period		57
Setup for PWM Operation		58
Special Event Trigger and A/D Conversions		56
Timer Resources		53
CCP1 Module		53
CCP2 Module		53
		53
CCPR1L Register		53
CCPvM-3:0> hits		54
CCPvY and CCPvV hite		54
CKE bit		60
CKP bit		61
Code Examples		01
Call of a Subroutine in Page 1 from Page 0		26
Changing Between Capture Prescalers		55
Changing Prescaler Assignment to Timer()		45
Changing Prescaler Assignment to WDT		45
FLASH Program Read		30
Indirect Addressing		27
		21
Reading a 16-bit Free-Rupping Timer		10
Saving STATUS W/ and PCI ATH Pagistors		49
in PAM	4	100
Writing a 16-bit Free-Punning Timer		100
winning a to-bit rice-routining timel	•••••	49

PORTC (Peripheral Output Override)35