



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	368 × 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8×8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f77-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTB is a bi-directional I/O port. PORTB can be software
						programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8		TTL/ST ⁽¹⁾	
RB0				I/O		Digital I/O.
INT						External interrupt.
RB1	34	37	9	I/O	TTL	Digital I/O.
RB2	35	38	10	I/O	TTL	Digital I/O.
RB3/PGM	36	39	11		TTL	
RB3 DCM				1/0		Digital I/O.
	27	44	11	1/0		Low voltage ICSP programming enable pin.
	37	41	14	1/0		
RB5	38	42	15	1/0	11L TTU(0T(2)	Digital I/O.
RB6/PGC	39	43	16	1/0	IIL/SIV-/	Digital I/O
PGC				1/0		In-Circuit Debugger and ICSP programming clock
RB7/PGD	40	44	17	., C	TTL/ST(2)	
RB7	40			I/O	112/01	Digital I/O.
PGD				I/O		In-Circuit Debugger and ICSP programming data.
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	15	16	32		ST	
RC0				I/O		Digital I/O.
T1OSO				0		Timer1 oscillator output.
T1CKI				I		Timer1 external clock input.
RC1/T1OSI/CCP2	16	18	35		ST	
RC1				1/0		Digital I/O. Timer1 essillator input
CCP2				1/0		Capture2 input Compare2 output PWM2 output
RC2/CCP1	17	19	36	., C	ST	
RC2	.,	10	00	I/O	01	Digital I/O.
CCP1				I/O		Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	18	20	37		ST	
RC3				I/O		Digital I/O
SCK				I/O		Synchronous serial clock input/output for SPI mode.
SCL				1/0		Synchronous serial clock input/output for I ² C mode.
RC4/SDI/SDA	23	25	42	1/0	SI	Digital 1/O
SDI				1/0		SPI data in
SDA				I/O		l^2C data l/O .
RC5/SDO	24	26	43		ST	
RC5				I/O		Digital I/O.
SDO				0		SPI data out.
RC6/TX/CK	25	27	44		ST	
RC6				I/O		Digital I/O.
TX				0		USART asynchronous transmit.
	00			1/0	0T	USAKT T SYNCHRONOUS CIOCK.
	26	29	1	1/0	51	Digital I/O
RX				1/0		UISART asynchronous receive
DT				I/O		USART synchronous data.
Leaend: I = input		O = 0	utput	/() = input/outor	ut P = power
— = Not	used	TTL =	TTL inp	ut S	= Schmitt Tri	ager input

TABLE 1-3:	PIC16F74 AND PIC16F77	PINOUT DESCRIPTION ((CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

4: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

2.2.2.1 STATUS Register

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable, therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as $000u \ u1uu$ (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, or DC bits from the STATUS register. For other instructions not affecting any status bits, see the "Instruction Set Summary."

Note 1: The <u>C</u> and <u>DC</u> bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the <u>SUBLW</u> and <u>SUBWF</u> instructions for examples.

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
	IRP	RP1	RP0	TO	PD	Z	DC	С	
	bit 7							bit 0	
bit 7	IRP: Regis 1 = Bank 2 0 = Bank 0	ster Bank Sele 2, 3 (100h - 1F 0, 1 (00h - FFt	ect bit (used f Fh) n)	or indirect ac	ldressing)				
bit 6-5	RP1:RP0 : Register Bank Select bits (used for direct addressing) 11 = Bank 3 (180h - 1FFh) 10 = Bank 2 (100h - 17Fh) 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes								
bit 4	TO : Time-0 1 = After p 0 = A WD	out bit oower-up, CLR T time-out occ	WDT instruction	on, or SLEEF	[,] instruction				
bit 3	PD : Power 1 = After p 0 = By exe	r-down bit oower-up or by ecution of the s	• the CLRWDT	' instruction ction					
bit 2	z: Zero bit 1 = The re 0 = The re	sult of an arith sult of an arith	nmetic or logi nmetic or logi	c operation is	s zero s not zero				
bit 1	 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the 4th low order bit of the result 								
bit 0	 c) = No carry-out from the 4th low order bit of the result C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 								
	Legend:	complement loaded with e	of the secon	d operand. F h or low orde	For rotate (R r bit of the s	RF, RLF)	instructions	s, this bit is	

- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
Legend:			

2.2.2.5 PIR1 Register

The PIR1 register contains the individual flag bits for the peripheral interrupts.

Note:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the global
	enable bit, GIE (INTCON<7>). User soft-
	ware should ensure the appropriate interrupt
	bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1 REGISTER (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

bit 7	PSPIF⁽¹⁾: Parallel Slave Port 1 = A read or a write operatio 0 = No read or write has occu	Read/Write Interrupt Fl on has taken place (mus urred	lag bit st be cleared in software)
bit 6	ADIF : A/D Converter Interrup 1 = An A/D conversion is con 0 = The A/D conversion is no	ot Flag bit npleted (must be cleare ot complete	ed in software)
bit 5	RCIF : USART Receive Interr 1 = The USART receive buffe 0 = The USART receive buffe	upt Flag bit er is full er is empty	
bit 4	TXIF : USART Transmit Interr 1 = The USART transmit buff 0 = The USART transmit buff	upt Flag bit fer is empty fer is full	
bit 3	SSPIF: Synchronous Serial F 1 = The SSP interrupt condi returning from the Interru- <u>SPI</u> A transmission/reception <u>I²C Slave</u> A transmission/reception <u>I²C Master</u> A transmission/reception The initiated START com The initiated STAPT com The initiated STOP cond The initiated Acknowledg A START condition occur A STOP condition occur 0 = No SSP interrupt conditi	Port (SSP) Interrupt Fla- tion has occurred, and upt Service Routine. The has taken place. has taken place. has taken place. dition was completed by dition was completed by ge condition was completed by a condition was condition was condition was condition was complete	g must be cleared in software before te conditions that will set this bit are: by the SSP module. The SSP module. The SSP module. The SSP module. The test by the test by test
bit 2	CCP1IF: CCP1 Interrupt Flag	a bit	
	Capture mode: 1 = A TMR1 register capture 0 = No TMR1 register capture Compare mode: 1 = A TMR1 register compare 0 = No TMR1 register compare <u>PWM mode:</u> Unused in this mode	occurred (must be clea e occurred e match occurred (must ire match occurred	ured in software) t be cleared in software)
bit 1	TMR2IF : TMR2 to PR2 Matc 1 = TMR2 to PR2 match occ 0 = No TMR2 to PR2 match occ	h Interrupt Flag bit urred (must be cleared occurred	in software)
bit 0	TMR1IF : TMR1 Overflow Inte 1 = TMR1 register overflower 0 = TMR1 register did not ov Note 1: PSPIE is record	errupt Flag bit d (must be cleared in so erflow ad on 28-pin devices: al	oftware)
		su on zo-pin devices, di	ways maintain this Dit Clear.
	Legend:		
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR reset

x = Bit is unknown

3.0 **READING PROGRAM MEMORY**

The FLASH Program Memory is readable during normal operation over the entire VDD range. It is indirectly addressed through Special Function Registers (SFR). Up to 14-bit numbers can be stored in memory for use as calibration parameters, serial numbers, packed 7-bit ASCII, etc. Executing a program memory location containing data that forms an invalid instruction results in a NOP.

There are five SFRs used to read the program and memory. These registers are:

- PMCON1
- PMDATA
- PMDATH
- PMADR
- PMADRH

The program memory allows word reads. Program memory access allows for checksum calculation and reading calibration tables.

When interfacing to the program memory block, the PMDATH:PMDATA registers form a two-byte word, which holds the 14-bit data for reads. The PMADRH:PMADR registers form a two-byte word, which holds the 13-bit address of the FLASH location being accessed. These devices can have up to 8K words of program FLASH, with an address range from Oh to 3FFFh. The unused upper bits in both the PMDATH and PMADRH registers are not implemented and read as "0's".

3.1 **PMADR**

The address registers can address up to a maximum of 8K words of program FLASH.

When selecting a program address value, the MSByte of the address is written to the PMADRH register and the LSByte is written to the PMADR register. The upper MSbits of PMADRH must always be clear.

3.2 PMCON1 Register

PMCON1 is the control register for memory accesses.

The control bit RD initiates read operations. This bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the read operation.

REGISTER 3-1: PMCON1 REGISTER (ADDRESS 18Ch)

	R-1	U-0	U-0	U-0	U-x	U-0	U-0	R/S-0
	reserved		_	_			_	RD
	bit 7							bit 0
bit 7	Reserved:	Read as '1'						
bit 6-1	Unimplemented: Read as '0'							
bit 0	RD: Read	Control bit						
	1 = Initiates a FLASH read, RD is cleared in hardware. The RD bit can only be set (not cleared) in software.							
	0 = FLASH	I read comp	leted					
	Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

6.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a timer
- · As a counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "RESET input". This RESET can be generated by either of the two CCP modules as the special event trigger (see Sections 8.1 and 8.2). Register 6-1 shows the Timer1 Control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored and these pins read as '0'.

Additional information on timer modules is available in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023).

REGISTER 6-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
	bit 7							bit 0
bit 7-6	Unimplem	nented: Rea	ad as '0'					
bit 5-4	T1CKPS1	:T1CKPS0:	Timer1 Inpu	ut Clock Pres	scale Select I	bits		
	11 = 1:8 P	rescale valu	he					
	10 = 1:4 P	rescale valu	Je					
	01 = 1:2 P 00 = 1:1 P	rescale vali rescale vali	re Te					
bit 3	T10SCEN	I: Timer1 Os	scillator Ena	ble Control k	oit			
	1 = Oscilla	ator is enabl	ed					
	0 = Oscilla	ator is shut-o	off (the oscill	ator inverter	is turned off	to eliminate	power draii	ר)
bit 2	T1SYNC:	Timer1 Exte	ernal Clock I	nput Synchr	onization Co	ntrol bit		
	TMR1CS :	<u>= 1:</u>						
	1 = Do not	t synchroniz	e external c	lock input				
	0 = Synch	ronize exter	nal clock inp	out				
	TMR1CS :	<u>= 0:</u>			I I 			
1 ** 4		ignorea. Tin	neri uses th		JCK when TW	$ \mathbf{R} ^{1}\mathbf{CS}=0.$		
Dit 1	IMR1CS:	Timer1 Clo	ck Source S	elect bit				
	1 = Extern 0 = Interna	al clock from	m pin RC0/T sc/4)	1050/110	(I (on the risi	ng edge)		
bit 0	TMR10N:	Timer1 On	bit					
	1 = Enable	es Timer1						
	0 = Stops	Timer1						
	Legend:							
	R = Reada	able bit	W = V	Nritable bit	U = Unin	nplemented	bit, read as	'0'
	- n = Value	e at POR re	set '1' = l	Bit is set	'0' = Bit i	s cleared	x = Bit is ι	Inknown

6.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 6.4.1).

In Asynchronous Counter mode, Timer1 cannot be used as a time-base for capture or compare operations.

6.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L, while the timer is running from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. The example code provided in Example 6-1 and Example 6-2 demonstrates how to write to and read Timer1 while it is running in Asynchronous mode.

EXAMPLE 6-1: WRITING A 16-BIT FREE-RUNNING TIMER

; All	interrupts	are disabled	
CLRF	TMR1L	; Clear Low byte, Ensures no rollover into TMR1H	
MOVLW	HI_BYTE	; Value to load into TMR1H	
MOVWF	TMR1H, F	; Write High byte	
MOVLW	LO_BYTE	; Value to load into TMR1L	
MOVWF	TMR1H, F	; Write Low byte	
; Re-	enable the i	nterrupt (if required)	
CONTI	NUE	; Continue with your code	

EXAMPLE 6-2: READING A 16-BIT FREE-RUNNING TIMER

; All int	errupts a	re	disabled
MOVF TN	R1H, W	;	Read high byte
MOVWF TN	PH		
MOVF TN	R1L, W	;	Read low byte
MOVWF TN	PL		
MOVF TN	R1H, W	;	Read high byte
SUBWF TN	PH, W	;	Sub 1st read with 2nd read
BTFSC ST	ATUS,Z	;	Is result = 0
GOTO CO	NTINUE	;	Good 16-bit read
; TMR1L m	y have r	01	led over between the read of the high and low bytes.
; Reading	the high	a	nd low bytes now will read a good value.
MOVF TN	R1H, W	;	Read high byte
MOVWF TN	PH		
MOVF TN	R1L, W	;	Read low byte
MOVWF TN	PL	;	Re-enable the Interrupt (if required)
CONTINUE		;	Continue with your code

REGISTER 7-1:	T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)											
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0				
	bit 7							bit 0				
bit 7	Unimple	mented: Rea	ad as '0'									
bit 6-3	TOUTPS	3:TOUTPS0	: Timer2 Out	put Postscale	e Select bits							
	0000 = 1	:1 Postscale										
	0001 = 1	0001 = 1:2 Postscale										
	0010 = 1	:3 Postscale										
	•											
	•											
	1111 = 1	:16 Postscal	e									
bit 2	TMR2ON	I: Timer2 On	bit									
	1 = Time	r2 is on										
	0 = Time	r2 is off										
bit 1-0	T2CKPS	1:T2CKPS0:	Timer2 Cloc	k Prescale S	elect bits							
	00 = Pres	scaler is 1										
	01 = Pres	scaler is 4										
	1x = Pres	scaler is 16										
	Legend:											
	R = Reada	able bit	W = W	/ritable bit	U = Unim	plemented l	oit, read as '	0'				

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

- n = Value at POR reset

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PC BC	e on: DR, DR	Valu all c RES	e on other ETS
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
11h	TMR2	Timer2 Module Register								0000	0000	0000	0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h	PR2	Timer2 Pe	eriod Regis	ter						1111	1111	1111	1111

'1' = Bit is set

'0' = Bit is cleared

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76; always maintain these bits clear.

x = Bit is unknown

REGISTER 9-1:	SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)											
	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
	SMP	CKE	D/A	Р	S	R/W	UA	BF				
	bit 7	1 1						bit 0				
bit 7	SMP: SPI Data Input Sample Phase bit											
	SPI Master mode:											
	1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time (Microwire [®])											
	 Input data sampled at middle of data output time (Microwire") SPI Slave mode: 											
	SMP must be cleared when SPI is used in Slave mode											
	<u>I²C mode:</u>											
	This bit must be maintained clear											
bit 6	CKE: SPI Clock Edge Select bit (Figure 9-2, Figure 9-3, and Figure 9-4)											
	<u>SPI mode,</u>	<u>CKP = 0:</u>			. ®							
	 Data transmitted on rising edge of SCK (Microwire[®] alternate) Data transmitted on falling edge of SCK 											
	$\frac{SPI \text{ mode, CKP} = 1}{SPI \text{ mode, CKP} = 1}$											
	<u>SET mode, CKF = 1:</u> 1 = Data transmitted on falling edge of SCK (Microwire [®] default)											
	0 = Data tra	ansmitted on	rising edge	of SCK								
	I ² C mode:											
	This bit mu	st be maintair	hed clear									
bit 5	D/A: Data//	Address bit (l ²	C mode or	lly)		data						
	1 = Indicate	es that the las	t byte rece t byte rece	ved or trans	smitted was a	data address						
bit 4	P : STOP bit (I ² C mode only)											
	This bit is cleared when the SSP module is disabled, or when the START bit is detected last. SSPEN is cleared.											
	1 = Indicate 0 = STOP b	es that a STO bit was not de	P bit has b tected last	een detecte	d last (this b	it is '0' on R	ESET)					
bit 3	S : START bit (I ² C mode only) This bit is cleared when the SSP module is disabled, or when the STOP bit is detected last. SSPEN is cleared.											
	1 = Indicate 0 = START	es that a STAI bit was not d	RT bit has l etected las	been detect t	ed last (this l	bit is '0' on F	RESET)					
bit 2	R/W: Read	R/W : Read/Write bit Information (I ² C mode only)										
	This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the part STAPT bit STAPT bit or \overline{ACK} bit											
	1 = Read					. Dit.						
	0 = Write											
bit 1	UA: Update	e Address bit	(10-bit I ² C	mode only)								
	1 = Indicate 0 = Addres	es that the use is does not ne	er needs to ed to be up	update the dated	address in t	he SSPADD) register					
bit 0	BF: Buffer	Full Status bit										
	<u>Receive (S</u>	PI and I ² C mo	<u>odes):</u>									
	1 = Receive	e complete, S	SPBUF is f	ull								
	0 = Receive	e not complet	e, SSPBUF	· is empty								
	<u>1 ransmit (i</u>	-C mode only	<u>):</u> 	io full								
	1 = Transfr 0 = Transfr	nit in progress nit complete, S	SPBUF is	empty								
	Legend:											
	R = Readab	ole bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'				
	- n = Value	at POR reset	'1' = Bi	t is set	'0' = Bit is	s cleared	x = Bit is u	nknown				

_

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh. 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 0002	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
87h	TRISC	PORTC Da	ta Directio	on Registe	r					1111 1111	1111 1111
13h	SSPBUF	Synchronou	us Serial F	Port Recei	ve Buff	er/Transm	it Register	r		XXXX XXXX	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
85h	TRISA	_		PORTA D	Data Dii	ection Re	11 1111	11 1111			
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

TABLE 9-1:REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76; always maintain these bits clear.

10.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

10.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 10-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 10-6). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 10-7). This is advantageous when slow baud rates are selected, since the BRG is kept in RESET when bits TXEN, CREN and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally, when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to hiimpedance. If either bit CREN or bit SREN is set during a transmission, the transmission is aborted and the DT pin reverts to a hi-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic, however, is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting, since bit TXEN is still set. The DT line will immediately switch from Hiimpedance Receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 10.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE in the INTCON register are set.

The following steps should be followed for doing an $\ensuremath{\mathsf{A}}\xspace/\ensuremath{\mathsf{D}}\xspace$ conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference, and digital I/O (ADCON1)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure the A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set PEIE bit
 - Set GIE bit
- 3. Select an A/D input channel (ADCON0).

- 4. Wait for at least an appropriate acquisition period.
- 5. Start conversion:Set GO/DONE bit (ADCON0)
- 6. Wait for the A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared (interrupts disabled)

OR

- Waiting for the A/D interrupt
- 7. Read A/D result register (ADRES), and clear bit ADIF if required.
- 8. For next conversion, go to step 3 or step 4, as required.



FIGURE 11-1: A/D BLOCK DIAGRAM

TABLE 13-2: PIC16F7X INSTRUCTION SET

Mnemonic,		Description	Cycles		14-Bit	Opcode)	Status	Notes
Оре	rands	Description	Cycles	MSb			LSb	Affected	NOTES
		BYTE-ORIENTED FILE REGIS		RATIC	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE REGIST		RATIO	NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTROL	OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO.PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk	,	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO.PD	
SUBLW	k	Subtract W from literal	1	11	110×	kkkk	kkkk	C.DC.Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
Note 1:	When an I/	I O register is modified as a function of itself (e.g. :		ם תותום	1) the v		ad will b	n A that value	procont

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023).

14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

14.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

14.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows environment were chosen to best make these features available to you, the end user.

14.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.



FIGURE 15-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 15-7: BROWN-OUT RESET TIMING



TABLE 15-3:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,
AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_		μs	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
34	Tioz	I/O Hi-Impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	_		μs	$VDD \leq VBOR (D005)$
* Th	no poromi	store are abaractorized but not tooted					

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.







FIGURE 15-14: SPI SLAVE MODE TIMING (CKE = 1)



FIGURE 16-17: TYPICAL, MINIMUM AND MAXIMUM Vol vs. lol (VDD = 5V, -40°C TO 125°C)





17.2 **Package Details**

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)



	Units		INCHES*		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.100			2.54		
Top to Seating Plane	А	.140	.150	.160	3.56	3.81	4.06	
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	Е	.300	.310	.325	7.62	7.87	8.26	
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49	
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18	
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65	
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56	
Overall Row Spacing §	eB	.320	.350	.430	8.13	8.89	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

* Controlling Parameter

§ Significant Characteristic

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-095

Drawing No. C04-070

Notes:

28-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)



	Units		INCHES*		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.050			1.27		
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64	
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39	
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30	
Overall Width	E	.394	.407	.420	10.01	10.34	10.67	
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59	
Overall Length	D	.695	.704	.712	17.65	17.87	18.08	
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74	
Foot Length	L	.016	.033	.050	0.41	0.84	1.27	
Foot Angle Top	φ	0	4	8	0	4	8	
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33	
Lead Width	В	.014	.017	.020	0.36	0.42	0.51	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	

* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013 Drawing No. C04-052

5

Μ

Master Clear (MCLR)	8	3, 10
MCLR Reset, Normal Operation	3, 95	, 96
MCLR Reset, SLEEP	3, 95	, 96
Operation and ESD Protection		94
MCLR/VPP Pin		8
MCLR/VPP Pin		10
Memory Organization		13
Data Memory		13
Program Memory		13
Program Memory and Stack Maps		13
MPLAB C17 and MPLAB C18 C Compilers		. 113
MPLAB ICD In-Circuit Debugger		. 115
MPLAB ICE High Performance Universal In-Circuit		
Emulator with MPLAB IDE		. 114
MPLAB Integrated Development		
Environment Software		. 113
MPLINK Object Linker/MPLIB Object Librarian		. 114

0

ODCODE Field Descriptions	405
OPCODE Field Descriptions	
OPTION_REG Register	
INTEDG bit	
PS2:PS0 bits	
PSA bit	
RBPU bit	
T0CS bit	
T0SE bit	
OSC1/CLKI Pin	
OSC2/CLKO Pin	
Oscillator Configuration	
Oscillator Configurations	
Crystal Oscillator/Ceramic Resonators	
НŚ	
LP	
RC	
ХТ	
Oscillator, WDT	

Ρ

P (STOP) bit	60
Packaging	
Paging, Program Memory	
Parallel Slave Port	
Associated Registers	41
Parallel Slave Port (PSP)	36, 40
RE0/ <u>RD</u> /AN5 Pin	12, 39
RE1/ <u>WR</u> /AN6 Pin	12, 39
RE2/CS/AN7 Pin	12, 39
Select (PSPMODE bit)	36, 37
PCFG0 bit	
PCFG1 bit	
PCFG2 bit	
PCL Register	
PCLATH Register	
PCON Register	25, 95
POR Bit	25
PICDEM 1 Low Cost PICmicro	
Demonstration Board	115
PICDEM 17 Demonstration Board	116
PICDEM 2 Low Cost PIC16CXX	
Demonstration Board	115
PICDEM 3 Low Cost PIC16CXXX	
Demonstration Board	116

PICSTART Plus Entry Level
Development Programmer115
PIE1 Register
PIE2 Register
Pinout Descriptions
PIC16F73/PIC16F768-9
PIC16F74/PIC16F77
PIR1 Register 23
PIR2 Register 24
PMADR Register 29
PMADRH Register 20
POP See Dower on Report
PORTA
Analog Port Pins
Associated Registers
PORTA Register
RA4/ <u>T0CKI Pin</u>
RA5/SS/AN4 Pin8, 10
TRISA Register
PORTA Register
PORTB9, 11
Associated Registers 34
PORTB Register
Pull-up Enable (RBPU bit)
RB0/INT Edge Select (INTEDG bit)
RB0/INT Pin. External
RB7:RB4 Interrupt-on-Change
RB7 RB4 Interrupt-on-Change Enable
(RBIE bit) 100
RB7·RB4 Interrunt-on-Change Flag
(RDIF DII)
TRISB Register
TRISB Register
TRISB Register 33 PORTB Register 33 PORTC 9, 11
TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTO 35
(RBIF bit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35
TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T1OSO/T1CKI Pin 9, 11
(RBIF bit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10S0/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11
(RBIF bit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10S0/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11
(RBIF bit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10S0/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11
(Rbir bit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10S0/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC4/SDI/SDA Pin 9, 11
(RBIF bit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC4/SDI/SDA Pin 9, 11 RC5/SDO Pin 9, 11
(RBIF bit) 21, 33, 100 TRISB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10S0/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC4/SDI/SDA Pin 9, 11 RC5/SDO Pin 9, 11, 70
(RBIF bit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10S0/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70 RC7/RX/DT Pin 9, 11, 70, 71
(Rbir bit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70 RC7/RX/DT Pin 9, 11, 70, 71 TRISC Register 35
(Rbir bit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70 RC7/RX/DT Pin 9, 11, 70, 71 TRISC Register 35
(RBIF 0II) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC6/TX/CK Pin 9, 11 RC6/TX/CK Pin 9, 11, 70 RC7/RX/DT Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35
(RBIF bit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70 RC7/RX/DT Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35 PORTC Register 35
(RBIF 0II) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC4/SDI/SDA Pin 9, 11 RC6/TX/CK Pin 9, 11, 70 RC7/RX/DT Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35 PORTD 12 Associated Registers 36 Parallel Slave Port (PSP) Function 36
(RBIF Dit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC6/TX/CK Pin 9, 11, 70 RC7/RX/DT Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35 PORTC Register 35 PORTC Register 35 PORTD 12 Associated Registers 36 Parallel Slave Port (PSP) Function 36 PORTD Register 36
(RBIF 0II) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70 RC7/RX/DT Pin 9, 11, 70, 71 TRISC Register 35 PORTD 12 Associated Registers 36 Parallel Slave Port (PSP) Function 36 PORTD Register 36 TRISD Register 36
(RBIF 0II) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70 RC7/RX/DT Pin 9, 11, 70, 71 TRISC Register 35 PORTD Register 36 Parallel Slave Port (PSP) Function 36 PORTD Register 36 PORTD Register 36 PORTD Register 36
(Rbir bit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 PORTC Register 35 PORTC Register 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC5/SDO Pin 9, 11, 70 RC7/RX/DT Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35 PORTD 12 Associated Registers 36 Parallel Slave Port (PSP) Function 36 PORTD Register 36
(RBIF Dit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70 RC7/RX/DT Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 36 PORTC Register 36 PORTD Register 36 PORTE 36
(RBIF Dit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC6/TX/CK Pin 9, 11, 70, 71 RC6/TX/CK Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35 PORTC Register 36 PORTC Register 35 PORTC Register 36 PORTD Register 36 PORTE 12 Analog Port Pins 12, 39 Analog Port Pins 12, 39
(RBIF Dit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35 PORTC Register 36 PORTC Register 35 PORTC Register 35 PORTC Register 35 PORTC Register 35 PORTC Register 36 PORTD Register 36 PORTE 12 Analog Port Pins 32, 39 Associated Registers 39 Associated Registers <t< td=""></t<>
(RBIF Dit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70, 71 RC6/TX/CK Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 36 PortD 12 Associated Registers 36 PORTD Register 36 PORTD Register 36 PORTD Register 36 PORTE 12 Analog Port Pins 12, 39 Associated Registers 39 Input Buffer Full Status (IBF bit) 38 Input B
(RBIF Dit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70, 71 RC6/TX/CK Pin 9, 11, 70, 71 RC7/RX/DT Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35 PORTD Register 36 Parallel Slave Port (PSP) Function 36 PORTD Register 36 PORTE 12 Analog Port Pins 12, 39 Associated Registers 39 Input Buffer Overflow (IBOV bit) 38 Input Buffer Overflow (IBOV bit) 38 Input Buffer Overflow (IB
(RBIF Dit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70, 71 RC6/TX/CK Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35 PORTD Register 36 PORTE Register 36 PORTE Register 36 PORTE Register 36 PORTE Register 37 PORTE Register <
(RBIF Dit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35 PORTC Register 36 PORTC Register 35 PORTC Register 35 PORTD Register 35 PORTD Register 36 PORTD Register 36 PORTD Register 36 PORTD Register 36 PORTE 12 Analog Port Pins 12, 39 Associated Registers 39 Input Buffer Full Status (IBF bit) 38 Input Buffer Overflow (IBOV bit) 38 PORTE Register 37 PSP Mode Select (PSPMODE bit) 36, 37 </td
(KBIF Dit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35 PORTORCK/SDD Pin 9, 11, 70, 71 RC6/TX/CK Pin 9, 11, 70, 71 TRISC Register 35 PORTD Register 36 PARTD Register 36 PORTD Register 36 PORTD Register 36 PORTD Register 36 PORTE Register 36 PORTE Register 36 PORTE Register 37 RE0/RD/ANS Pin 38 Input Buffer Overflow (IBOV bit) 38 PORTE Register 37 PSP Mode Select (PSPMODE bit) 36, 37 RE0/RD/ANS Pin 32, 39
(RBIF Dit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC1/T10SI/CCP2 Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC4/SDI/SDA Pin 9, 11 RC6/TX/CK Pin 9, 11, 70 RC7/RX/DT Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35 PORTC Register 35 PORTC Register 35 PORTD 12 Associated Registers 36 Parallel Slave Port (PSP) Function 36 PORTD Register 36 PORTD Register 36 PORTE 12 Analog Port Pins 12, 39 Associated Registers 39 Input Buffer Full Status (IBF bit) 38 Input Buffer Overflow (IBOV bit) 38 PORTE Register 37
(KBIF Dit) 21, 33, 100 TRISB Register 33 PORTB Register 33 PORTC 9, 11 Associated Registers 35 PORTC Register 35 PORTC Register 35 RC0/T10SO/T1CKI Pin 9, 11 RC2/CCP1 Pin 9, 11 RC3/SCK/SCL Pin 9, 11 RC5/SDO Pin 9, 11 RC6/TX/CK Pin 9, 11, 70, 71 TRISC Register 35 PORTC Register 35 PORTC Register 36 PORTC Register 35 PORTC Register 35 PORTD Register 35 PORTD Register 36 PORTE Register 36 PORTE Register 37 PORTE Register 37 PORTE Register 37 PSP Mode Select (PSPMODE bit) 38 Input Buffer Overflow (IBOV bit) 38 PORTE Regis