



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 5x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf76t-i-sog

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Pin Diagrams**



#### 2.2.2.2 OPTION\_REG Register

The OPTION\_REG register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

#### **REGISTER 2-2: OPTION\_REG REGISTER (ADDRESS 81h, 181h)**

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0			
bit 7							bit 0			
RBPU: PC	RTB Pull-up	Enable bit								
	B pull-ups are	disabled	, individual pr	ort latch valu	100					
	INTEDG: Interrupt Edge Select bit									
1 = Interru	1 = Interrupt on rising edge of RB0/INT pin									
0 = Interrupt on falling edge of RB0/INT pin										
<b>T0CS</b> : TM	R0 Clock Sou	rce Select b	bit							
1 = Transi	tion on RA4/T	0CKI pin								
0 = Interna	al instruction c	ycle clock (	CLKOUT)							
TOSE: TM	R0 Source Ec	lge Select b	it 							
1 = Increm 0 = Increm	ient on high-to ient on low-to	o-low transit -high transit	ion on RA4/T ion on RA4/T	OCKI pin OCKI pin						
PSA: Pres	caler Assignn	nent bit								
1 = Presca 0 = Presca	aler is assigne aler is assigne	d to the WE d to the Tim	)T her0 module							
PS2:PS0:	Prescaler Rat	te Select bit	S							
Bit Va	alue TMR0	Rate WDT	Rate							
0.0	0 1:2	1:1								
00	1 1:4 0 1:9	1:2	1							
01	1 1:10	 	r }							
10	0 1:3	2 1:1	6							
10 11	$\begin{array}{c c} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 $	4 1:3	32 34							
11	1 1:2	56 1:1	28							
Legend:										
R = Reada	able bit	W = W	ritable bit	U = Unimp	blemented	bit, read as	'0'			
- n = Value	e at POR rese	t '1' = Bit	t is set	'0' = Bit is	cleared	x = Bit is ι	unknown			
	R/W-1         RBPU         bit 7         RBPU: PC         1 = PORTI         0 = PORTI         ITEDG: I         1 = Interru         0 = Interru         TOCS: TM         1 = Incerm         0 = Interru         TOSE: TM         1 = Incerm         0 = Incerm         PSA: Presca         0 = Presca         0 = Presca         0 = Presca         0 = 000         0 = 01	R/W-1R/W-1RBPUINTEDGbit 7RBPU: PORTB Pull-up I1 = PORTB pull-ups are0 = PORTB pull-ups areINTEDG: Interrupt Edge1 = Interrupt on rising ed0 = Interrupt on falling eTOCS: TMR0 Clock Sout1 = Transition on RA4/T0 = Internal instruction ofTOSE: TMR0 Source Ed1 = Increment on high-td0 = Increment on low-toPSA: Prescaler Assigne1 = Prescaler is assigne0 = Prescaler is assigne0 = Prescaler is assigne0 = Rescaler is assigne0 = 1:20011:11:20011:40101:31011:41001:11:2Legend:R = Readable bit- n = Value at POR rese	R/W-1R/W-1R/W-1RBPUINTEDGTOCSbit 7 <b>RBPU:</b> PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled byINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/0 = Interrupt on falling edge of RB0/0 = Internal instruction cycle clock (ITOSE: TMR0 Clock Source Edge Select b1 = Increment on high-to-low transit0 = Increment on low-to-high transitPSA: Prescaler Assignment bit1 = Prescaler is assigned to the WE0 = Prescaler is assigned to the TimePS2:PS0: Prescaler Rate Select bit1 = Bit ValueTMR0 Rate0001 : 20111 : 161:21 : 11001 : 321101 : 2561111 : 2561111 : 2561111 : 2561111 : 2561111 : 2561111 : 2561111 : 2561111 : 2561111 : 2561111 : 2561111 : 2561111 : 2561111 : 2561121 : 641131 : 641141 : 2561151 : 641161 : 641171 : 641181 : 64 <td>R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEbit 7<b>RBPU</b>: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual porINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on RA4/T0CKI pin0 = Internal instruction cycle clock (CLKOUT)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on RA4/T0 = Increment on low-to-high transition on RA4/T0 = Increment on low-to-high transition on RA4/T0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate0001 : 20111 : 641: 20101 : 321: 101: 1: 261: 111: 2561: 1: 281: 128Legend:R = Readable bitW = Writable bit- n = Value at POR reset'1' = Bit is set</td> <td>R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAbit 7<b>RBPU:</b> PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valueINTEDG:Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin<b>TOCS:</b>TMR0 Clock Source Select bit1 = Transition on RA4/T0CKI pin0 = Internal instruction cycle clock (CLKOUT)<b>TOSE:</b>TMR0 Source Edge Select bit1 = Increment on high-to-low transition on RA4/T0CKI pin0 = Increment on low-to-high transition on RA4/T0CKI pin0 = Increment on low-to-high transition on RA4/T0CKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 module<b>PS2:PS0:</b>Prescaler Rate Select bitsBit ValueTMR0 Rate<math>000</math>1 : 2<math>1 : 16</math><math>101</math><math>1 : 16</math><math>101</math><math>1 : 266</math><math>1 : 128</math>Legend:R = Readable bitW = Writable bitU = Unimp- n = Value at POR reset'1' = Bit is set'0' = Bit is</td> <td>R/W-1R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAPS2bit 7<b>RBPU:</b> PORTB pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch values<b>INTEDG:</b> Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin<b>TOCS:</b> TMR0 Clock Source Select bit1 = Transition on RA4/TOCKI pin0 = Internal instruction cycle clock (CLKOUT)<b>TOSE:</b> TMR0 Source Edge Select bit1 = Increment on high-to-low transition on RA4/T0CKI pin0 = Increment on low-to-high transition on RA4/T0CKI pin0 = Prescaler Assignment bit1 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 module<b>PS2:PS0:</b> Prescaler Rate Select bitsBit ValueTMR0 Rate<math>000</math><math>1:2</math><math>1:1</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><math>1:1</math><math>1:2</math><t< td=""><td>R.W-1<th< td=""></th<></td></t<></td>	R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEbit 7 <b>RBPU</b> : PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual porINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on RA4/T0CKI pin0 = Internal instruction cycle clock (CLKOUT)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on RA4/T0 = Increment on low-to-high transition on RA4/T0 = Increment on low-to-high transition on RA4/T0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate0001 : 20111 : 641: 20101 : 321: 101: 1: 261: 111: 2561: 1: 281: 128Legend:R = Readable bitW = Writable bit- n = Value at POR reset'1' = Bit is set	R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAbit 7 <b>RBPU:</b> PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valueINTEDG:Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin <b>TOCS:</b> TMR0 Clock Source Select bit1 = Transition on RA4/T0CKI pin0 = Internal instruction cycle clock (CLKOUT) <b>TOSE:</b> TMR0 Source Edge Select bit1 = Increment on high-to-low transition on RA4/T0CKI pin0 = Increment on low-to-high transition on RA4/T0CKI pin0 = Increment on low-to-high transition on RA4/T0CKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 module <b>PS2:PS0:</b> Prescaler Rate Select bitsBit ValueTMR0 Rate $000$ 1 : 2 $1 : 16$ $101$ $1 : 16$ $101$ $1 : 266$ $1 : 128$ Legend:R = Readable bitW = Writable bitU = Unimp- n = Value at POR reset'1' = Bit is set'0' = Bit is	R/W-1R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAPS2bit 7 <b>RBPU:</b> PORTB pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch values <b>INTEDG:</b> Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin <b>TOCS:</b> TMR0 Clock Source Select bit1 = Transition on RA4/TOCKI pin0 = Internal instruction cycle clock (CLKOUT) <b>TOSE:</b> TMR0 Source Edge Select bit1 = Increment on high-to-low transition on RA4/T0CKI pin0 = Increment on low-to-high transition on RA4/T0CKI pin0 = Prescaler Assignment bit1 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 module <b>PS2:PS0:</b> Prescaler Rate Select bitsBit ValueTMR0 Rate $000$ $1:2$ $1:1$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:2$ $1:1$ $1:2$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ $1:1$ $1:2$ <t< td=""><td>R.W-1<th< td=""></th<></td></t<>	R.W-1 <th< td=""></th<>			

#### 2.2.2.5 PIR1 Register

The PIR1 register contains the individual flag bits for the peripheral interrupts.

Note:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the global
	enable bit, GIE (INTCON<7>). User soft-
	ware should ensure the appropriate interrupt
	bits are clear prior to enabling an interrupt.

#### REGISTER 2-5: PIR1 REGISTER (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

bit 7	<b>PSPIF<sup>(1)</sup>:</b> Parallel Slave Port Read/Write Interrupt Flag bit 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred							
bit 6	<b>ADIF</b> : A/D Converter Interrupt Flag bit 1 = An A/D conversion is completed (must be cleared in software) 0 = The A/D conversion is not complete							
bit 5	<b>RCIF</b> : USART Receive Interrupt Flag bit 1 = The USART receive buffer is full 0 = The USART receive buffer is empty							
bit 4	<b>TXIF</b> : USART Transmit Interr 1 = The USART transmit buff 0 = The USART transmit buff	upt Flag bit fer is empty fer is full						
bit 3	SSPIF: Synchronous Serial F 1 = The SSP interrupt condi returning from the Interru- <u>SPI</u> A transmission/reception <u>I<sup>2</sup>C Slave</u> A transmission/reception <u>I<sup>2</sup>C Master</u> A transmission/reception The initiated START condition the initiated STOP condition occur The initiated Acknowledg A START condition occur A STOP condition occur 0 = No SSP interrupt conditi	Port (SSP) Interrupt Fla- tion has occurred, and upt Service Routine. The has taken place. has taken place. has taken place. dition was completed by dition was completed by ge condition was completed by	g must be cleared in software before te conditions that will set this bit are: by the SSP module. The SSP module. The SSP module. The SSP module. The test by the test by test					
bit 2	CCP1IF: CCP1 Interrupt Flag	a bit						
	Capture mode: 1 = A TMR1 register capture 0 = No TMR1 register capture Compare mode: 1 = A TMR1 register compare 0 = No TMR1 register compare <u>PWM mode:</u> Unused in this mode	occurred (must be clea e occurred e match occurred (must ire match occurred	ured in software) t be cleared in software)					
bit 1	<b>TMR2IF</b> : TMR2 to PR2 Matc 1 = TMR2 to PR2 match occ 0 = No TMR2 to PR2 match occ	h Interrupt Flag bit urred (must be cleared occurred	in software)					
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit I = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow							
		su on zo-pin devices, di	ways maintain this Dit Clear.					
	Legend:							
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR reset

x = Bit is unknown

INDIDECT ADDESSING

# 2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly results in a no operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-5.

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

	- LL Z-Z.		
	MOVLW	0x20	;initialize pointer
	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	clear INDF register;
	INCF	FSR,F	;inc pointer
	BTFSS	FSR,4	;all done?
	GOTO	NEXT	;no clear next
CONTIN	IUE		
:			;yes continue

EVAMPLE 2.2.

## FIGURE 2-5: DIRECT/INDIRECT ADDRESSING



REGISTER 7-1:	T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)								
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	
	bit 7							bit 0	
bit 7	Unimple	mented: Rea	ad as '0'						
bit 6-3	TOUTPS	3:TOUTPS0	: Timer2 Out	put Postscale	e Select bits				
	0000 = 1	:1 Postscale							
	0001 = 1	:2 Postscale							
	0010 = 1	:3 Postscale							
	•								
	•								
	1111 <b>= 1</b>	:16 Postscal	e						
bit 2	TMR2ON	I: Timer2 On	bit						
	1 = Time	r2 is on							
	0 = Time	r2 is off							
bit 1-0	T2CKPS	1:T2CKPS0:	Timer2 Cloc	k Prescale S	elect bits				
	00 = Pres	scaler is 1							
	01 = Pres	scaler is 4							
	1x = Pres	scaler is 16							
	Legend:								
	R = Reada	able bit	W = W	/ritable bit	U = Unim	plemented l	oit, read as '	0'	

## TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

- n = Value at POR reset

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PC BC	e on: DR, DR	Valu all c RES	e on other ETS
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
11h	TMR2	Timer2 M	Fimer2 Module Register							0000	0000	0000	0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h	PR2	Timer2 Pe	imer2 Period Register								1111	1111	1111

'1' = Bit is set

'0' = Bit is cleared

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76; always maintain these bits clear.

x = Bit is unknown

# PIC16F7X











© 2002 Microchip Technology Inc.

#### 9.3.2 MASTER MODE

Master mode of operation is supported in firmware using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is IDLE and both the S and P bits are clear.

In Master mode, the SCL and SDA lines are manipulated by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I<sup>2</sup>C module.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt will occur if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received

Master mode of operation can be done with either the Slave mode IDLE (SSPM3:SSPM0 = 1011), or with the Slave active. When both Master and Slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

#### 9.3.3 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions, allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the  $I^2C$  bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is IDLE and both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost, these are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to retransfer the data at a later time.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSPBUF	Synchrono	us Serial	Port Rece	eive Buff	er/Transr	nit Registe	er		xxxx xxxx	uuuu uuuu
93h	SSPADD	Synchrono	us Serial	Port (I <sup>2</sup> C	mode) A	ddress R	egister			0000 0000	0000 0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP <sup>(2)</sup>	CKE <sup>(2)</sup>	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
87h	TRISC	PORTC Da	ORTC Data Direction Register							1111 1111	1111 1111

 TABLE 9-3:
 REGISTERS ASSOCIATED WITH I<sup>2</sup>C OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in I<sup>2</sup>C mode. **Note 1:** PSPIF and PSPIE are reserved on the PIC16F73/76; always maintain these bits clear.

2: Maintain these bits clear in I<sup>2</sup>C mode.

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-x			
	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D			
	bit 7							bit 0			
bit 7	SPEN: Se 1 = Serial 0 = Serial	<b>SPEN:</b> Serial Port Enable bit 1 = Serial port enabled (configures RC7/RX/DT and RC6/TX/CK pins as serial port pins) 0 = Serial port disabled									
bit 6	<b>RX9</b> : 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception										
bit 5	SREN: Sin Asynchron Don't care Synchronc 1 = Enable 0 = Disable This bit is o Synchronc Don't care	ngle Receive nous mode: hous mode - M es single rec es single rec cleared after hous mode - S	Enable bit <u>Master:</u> eive eive reception is <u>slave:</u>	complete.							
bit 4	CREN: Continuous Receive Enable bit <u>Asynchronous mode:</u> 1 = Enables continuous receive 0 = Disables continuous receive <u>Synchronous mode:</u> 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)										
bit 3	Unimplem	ented: Rea	d as '0'								
bit 2	FERR: Fra 1 = Framir 0 = No fra	uming Error b ng error (can ming error	bit be updated	by reading R	CREG regis	ter and rec	ceive next v	alid byte)			
bit 1	OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error										
bit 0	<b>RX9D:</b> 9th Can be pa	bit of Recei rity bit (parity	ved Data / to be calcu	ated by firmw	vare)						
	Legend:										
	R = Reada	able bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	s 'O'			

'1' = Bit is set

'0' = Bit is cleared

#### REGISTER 10-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

- n = Value at POR reset

x = Bit is unknown

#### TABLE 12-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR (FOR DESIGN GUIDANCE ONLY)

Osc Type	Crystal	Typical Capa Tes	acitor Values ted:
	печ	C1	C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	56 pF	56 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15 pF	15 pF
	20 MHz	15 pF	15 pF

#### Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

Crystals Used:					
32 kHz	Epson C-001R32.768K-A				
200 kHz	STD XTL 200.000KHz				
1 MHz	ECS ECS-10-13-1				
4 MHz	ECS ECS-40-20-1				
8 MHz	EPSON CA-301 8.000M-C				
20 MHz	EPSON CA-301 20.000M-C				

- **Note 1:** Higher capacitance increases the stability of oscillator, but also increases the start-up time.
  - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - 3: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
  - **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

#### 12.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 12-3 shows how the R/C combination is connected to the PIC16F7X.

#### FIGURE 12-3: RC OSCILLATOR MODE



#### 12.10 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON, has two bits to indicate the type of RESET that last occurred.

Bit0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see

#### TABLE 12-3: TIME-OUT IN VARIOUS SITUATIONS

if bit  $\overline{\text{BOR}}$  cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the  $\overline{\text{BOR}}$  bit is unpredictable.

Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

Oppillator Configuration	Power-up		Durante and	Wake-up from
Oscillator Configuration	PWRTE = 0	PWRTE = 1	Brown-out	SLEEP
XT, HS, LP	72 ms + 1024 Tosc	1024 Tosc	72 ms + 1024 Tosc	1024 Tosc
RC	72 ms	_	72 ms	_

#### TABLE 12-4: STATUS BITS AND THEIR SIGNIFICANCE

POR (PCON<1>)	BOR (PCON<0>)	TO (STATUS<4>)	PD (STATUS<3>)	Significance
0	х	1	1	Power-on Reset
0	x	0	х	Illegal, TO is set on POR
0	х	x	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

#### TABLE 12-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 luuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuul 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

**Note 1:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

RLF	Rotate Left f through Carry
Syntax:	[ <i>label</i> ] RLF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.

# SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down status bit, $\overline{PD}$ is cleared. Time-out status bit, $\overline{TO}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.

RETURN	Return from Subroutine
Syntax:	[ label ] RETURN
Operands:	None
Operation:	$TOS\toPC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

RRF	Rotate Right f through Carry
Syntax:	[ <i>label</i> ] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
	C Register f

SUBLW	Subtract W from Literal
Syntax:	[ <i>label</i> ] SUBLW k
Operands:	$0 \le k \le 255$
Operation:	$k \text{ - (W)} \to (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

SUBWF	Subtract W from f
Syntax:	[ <i>label</i> ] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - (W) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

# PIC16F7X

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>), (f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in register 'f'.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

XORLW	Exclusive OR Literal with W
Syntax:	[ <i>label</i> ] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

### 14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

### 14.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

### 14.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows environment were chosen to best make these features available to you, the end user.

# 14.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

# TABLE 14-1: DEVELOPMENT TOOLS FROM MICROCHIP

Model         Model <th< th=""><th></th><th>PIC12CXXX</th><th>PIC14000</th><th>PIC16C5X</th><th>ХәЭәгың</th><th>PIC16CXXX</th><th>PIC16F62X</th><th>X7O31OI9</th><th>XXTO31019</th><th>PIC16C8X</th><th>PIC16F8XX</th><th>PIC16C9XX</th><th>X#37121919</th><th>XX7371319</th><th>PIC18CXX2</th><th>PIC18FXXX</th><th>83CXX 52CXX/ 54CXX/</th><th>нсеххх</th><th>мскеххх</th><th>WCP2510</th></th<>		PIC12CXXX	PIC14000	PIC16C5X	ХәЭәгың	PIC16CXXX	PIC16F62X	X7O31OI9	XXTO31019	PIC16C8X	PIC16F8XX	PIC16C9XX	X#37121919	XX7371319	PIC18CXX2	PIC18FXXX	83CXX 52CXX/ 54CXX/	нсеххх	мскеххх	WCP2510
Montal         Monta         Monta         Monta <th>MPLAB<sup>®</sup> Integrated Development Environment</th> <th>&gt;</th> <th></th> <th></th> <th></th> <th></th>	MPLAB <sup>®</sup> Integrated Development Environment	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>				
Defende         Defende <t< td=""><th>MPLAB® C17 C Compiler</th><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>&gt;</td><td>&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	MPLAB® C17 C Compiler												>	>						
ADM         ADM <th>MPLAB® C18 C Compiler</th> <td></td> <td>&gt;</td> <td>&gt;</td> <td></td> <td></td> <td></td> <td></td>	MPLAB® C18 C Compiler														>	>				
MetAP <sup>3</sup> (CE In-Circuit Enulator   <         <            <	MPASM <sup>TM</sup> Assembler/ MPLINK <sup>TM</sup> Object Linker	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>		
CEPIC*Int.         CEPIC*Int.         Add #         Contact Emulator         Add #         CEPIC*Int.         Add #         CepIC         Add #         Add #         Add #	MPLAB® ICE In-Circuit Emulator	>	>	>	>	>	**`	>	>	>	>	>	>	>	>	>				
MetaBa         Controlled         Contectto         Controlled         Controled <th>ICEPICTM In-Circuit Emulator</th> <td>&gt;</td> <td></td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td></td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td></td> <td>&gt;</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	ICEPICTM In-Circuit Emulator	>		>	>	>		>	>	>		>								
Plose         Plose <th< td=""><th>MPLAB® ICD In-Circuit Debugger De</th><td></td><td></td><td></td><td>*</td><td></td><td></td><td>*&gt;</td><td></td><td></td><td>&gt;</td><td></td><td></td><td></td><td></td><td>&gt;</td><td></td><td></td><td></td><td></td></th<>	MPLAB® ICD In-Circuit Debugger De				*			*>			>					>				
PROMATE <sup>M</sup> II       Universal Device Programmer       V <th><pre>PICSTART® Plus Entry Level Development Programmer</pre></th> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td>**`</td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td></td> <td></td> <td></td> <td></td>	<pre>PICSTART® Plus Entry Level Development Programmer</pre>	>	>	>	>	>	**`	>	>	>	>	>	>	>	>	>				
PICDEMINA 1 Demonstration         1 <th>ଅଟେ MATE® II ପୁମ୍ବା Universal Device Programmer</th> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td>&gt;</td> <td>** &gt;</td> <td>&gt;</td> <td></td> <td></td>	ଅଟେ MATE® II ପୁମ୍ବା Universal Device Programmer	>	>	>	>	>	** >	>	>	>	>	>	>	>	>	>	>	>		
PICDEM™         Demonstration         1           Board         0         1         1           Board         0         1         1           PICDEM™         2 Demonstration         1         1           PicDEM™         2 Demonstration         1         1           PicDEM™         2 Demonstration         1         1           PicDEM™         1 Demonstration         1         1         1           PicDEM™         1 Demonstration         1         1         1         1           PicDEM™         1 Demonstration         1         1         1         1         1           PicDEM™         1 Demonstration         1         1         1         1         1         1           PicDEM™         1 Demonstration         1	PICDEM <sup>TM</sup> 1 Demonstration Board			>		>		+		>			>							
PICDEM™ 3 Demonstration         Image: mark a manual constration         Image: mark a mark a manual constration         Image: mark a m	PICDEM <sup>TM</sup> 2 Demonstration Board				+			+		<u> </u>					>	>				
PICDEMI*         14A Demonstration            Board         0<	PICDEM <sup>TM</sup> 3 Demonstration Board											>								
PICDEM™ 17 Demonstration         Demonstration         PICDEM™ 17 Demonstration         PICDEM™ 17 Demonstration           REELOa® Evaluation Kit         N<	번 PICDEM <sup>TM</sup> 14A Demonstration 편 Board		>		<u> </u>		<u> </u>			<u> </u>										
KEELOa® Evaluation Kit         Image: marked background	PICDEM <sup>TM</sup> 17 Demonstration B Board				<u> </u>		<u> </u>			<u> </u>				>						
KEELOa®         Transponder Kit         I	KEELOQ® Evaluation Kit																	>		
Image         Image <th< td=""><th>ଞ୍ଚୁ KEELoq® Transponder Kit</th><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>~</td><td></td><td></td></th<>	ଞ୍ଚୁ KEELoq® Transponder Kit																	~		
125 KHz microlD <sup>TM</sup> Developer's Kit         Developer's Kit         125 KHz Anticollision microlD <sup>TM</sup> 125 KHz Anticollision         125 KHz Anticollision         13.56 MHz Anticollision         MCP2510 CAN Developer's Kit	m microlD™ Programmer's Kit																		>	
125 kHz Anticollision microlD <sup>TM</sup> 125 kHz Anticollision microlD <sup>TM</sup> Developer's Kit       13.56 MHz Anticollision         InterolD <sup>TM</sup> Developer's Kit       1         MCP2510 CAN Developer's Kit       1	et 125 kHz microlD™ Developer's Kit																		>	
13.56 MHz Anticollision       microlD <sup>TM</sup> Developer's Kit       MCP2510 CAN Developer's Kit	125 kHz Anticollision microlD <sup>TM</sup> Developer's Kit																		>	
MCP2510 CAN Developer's Kit	13.56 MHz Anticollision microlD™ Developer's Kit																		>	
	MCP2510 CAN Developer's Kit																			>

© 2002 Microchip Technology Inc.

NOTES:

### 15.2 DC Characteristics: PIC16F73/74/76/77 (Industrial, Extended) PIC16LF73/74/76/77 (Industrial) (Continued)

DC CHA	ARACT	ERISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extendedOperating voltage VDD range as described in DC Specification, Section 15.1.					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
	Vol	Output Low Voltage						
D080		I/O ports	—	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +125°C	
D083		OSC2/CLKOUT (RC osc config)	—	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +125°C	
			—	—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C	
	Vон	Output High Voltage				•		
D090		I/O ports (Note 3)	Vdd - 0.7	—	_	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +125°С	
D092		OSC2/CLKOUT (RC osc config)	Vdd - 0.7	—	—	V	ІОН = -1.3 mA, VDD = 4.5V, -40°C to +125°C	
			Vdd - 0.7	—	_	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С	
D150*	Vod	Open Drain High Voltage		_	12	V	RA4 pin	
		Capacitive Loading Specs on Output Pins						
D100	Cosc2	OSC2 pin	—		15	pF	In XT, HS and LP modes when external clock is used to drive OSC1	
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	—	50	pF		
D102	Св	SCL, SDA in I <sup>2</sup> C mode	—	—	400	pF		
		Program FLASH Memory				•	•	
D130	Ер	Endurance	100	1000		E/W	25°C at 5V	
D131	Vpr	VDD for Read	2.0	_	5.5	V		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16F7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

# 15.3 Timing Parameter Symbology

The timing parameter symbols have been created using one of the following formats:

1. TppS2ppS	3	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowercase	e letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase	e letters and their meanings:	-	
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I <sup>2</sup>	C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		









#### TABLE 15-13: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	Tad	A/D clock period	PIC16F7X	1.6	_		μs	Tosc based, VREF $\geq$ 3.0V
			PIC16LF7X	2.0	_		μs	Tosc based, $2.0V \le VREF \le 5.5V$
			PIC16F7X	2.0	4.0	6.0	μs	A/D RC mode
			PIC16LF7X	3.0	6.0	9.0	μs	A/D RC mode
131	TCNV	Conversion time (not ind S/H time) <b>(Note 1)</b>	cluding	9		9	Tad	
132	TACQ	Acquisition time		5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock start		_	Tosc/2	_		If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** ADRES register may be read on the following TCY cycle.

2: See Section 11.1 for minimum conditions.









# 44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)



	Units		INCHES*		N	<b>IILLIMETERS</b>	3
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.050			1.27	
Pins per Side	n1		11			11	
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	Е	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-047 Drawing No. C04-048