

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, I ² C, IrDA, LINbus, Memory Card, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	140
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	132K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	201-UFBGA
Supplier Device Package	176+25UFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f217igh6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Reference	Part numbers						
STM32F215xx	STM32F215RG, STM32F215VG, STM32F215ZG STM32F215RE, STM32F215VE, STM32F215ZE						
STM32F217xx	STM32F217VG, STM32F217IG, STM32F217ZG STM32F217VE, STM32F217IE, STM32F217ZE						

Table 1. Device summary



List of figures

Figure 1.	Compatible board design between STM32F10x and STM32F2xx	
	for LQFP64 package	17
Figure 2.	Compatible board design between STM32F10x and STM32F2xx	
	for LQFP100 package	18
Figure 3.	Compatible board design between STM32F10x and STM32F2xx	
	for LQFP144 package	18
Figure 4.	STM32F21x block diagram	19
Figure 5.	Multi-AHB matrix	22
Figure 6.	Regulator OFF/internal reset ON	27
Figure 7.	Startup in regulator OFF: slow V _{DD} slope,	
U U	power-down reset risen after V _{CAP 1} /V _{CAP 2} stabilization	28
Figure 8.	Startup in regulator OFF: fast V _{DD} slope,	
U	power-down reset risen before V _{CAP_1} /V _{CAP_2} stabilization	28
Figure 9.	STM32F21x LQFP64 pinout	41
Figure 10.	STM32F21x LQFP100 pinout	
Figure 11.	STM32F21x LQFP144 pinout	
Figure 12.	STM32F21x LQFP176 pinout	
Figure 13.	STM32F21x UFBGA176 ballout	
Figure 14.	Memory map.	
Figure 15.	Pin loading conditions.	
Figure 16.	Pin input voltage	
Figure 17.	Power supply scheme	
Figure 18.	Current consumption measurement scheme	
Figure 19.	Number of wait states versus f_{CPU} and V_{DD} range	
Figure 20.	External capacitor C _{FXT}	
Figure 21.	Typical current consumption vs. temperature, Run mode, code with data	
1 iguro 2 11	processing running from RAM, and peripherals ON	80
Figure 22.	Typical current consumption vs. temperature, Run mode, code with data	
	processing running from RAM, and peripherals OFF	80
Figure 23.	Typical current consumption vs. temperature, Run mode, code with data	
1 igui o 201	processing running from Flash, ART accelerator OFF, peripherals ON	81
Figure 24.	Typical current consumption vs. temperature, Run mode, code with data	
rigaro 2 n.	processing running from Flash, ART accelerator OFF, peripherals OFF.	81
Figure 25.	Typical current consumption vs. temperature in Sleep mode,	
1 iguro 20.	peripherals ON	83
Figure 26.	Typical current consumption vs. temperature in Sleep mode,	00
1 iguro 20.	peripherals OFF	83
Figure 27.	Typical current consumption vs. temperature in Stop mode.	
Figure 28.	High-speed external clock source AC timing diagram	
Figure 29.	Low-speed external clock source AC timing diagram	
Figure 30.	Typical application with an 8 MHz crystal	
Figure 31.	Typical application with a 32.768 kHz crystal	
Figure 32.	ACC _{HSI} versus temperature	
Figure 33.	ACC _{I SI} versus temperature	
Figure 34.	PLL output clock waveforms in center spread mode	
Figure 35.	PLL output clock waveforms in down spread mode	
Figure 36.	FT I/O input characteristics	
Figure 37.	I/O AC characteristics definition	
iguie or.		103



1 Introduction

This datasheet provides the description of the STM32F215xx and STM32F217xx lines of microcontrollers. For more details on the whole STMicroelectronics STM32 family, refer to *Section 2.1: Full compatibility throughout the family*.

The STM32F215xx and STM32F217xx datasheet should be read in conjunction with the STM32F20x/STM32F21x reference manual. They will be referred to as STM32F21x devices throughout the document.


For information on programming, erasing and protection of the internal Flash memory, refer to the STM32F20x/STM32F21x Flash programming manual (PM0059).

The reference and Flash programming manuals are both available from the STMicroelectronics website *www.st.com*.

For information on the Cortex[®]-M3 core refer to the Cortex[®]-M3 Technical Reference Manual, available from the *www.arm.com* website.



4 Pinouts and pin description



1. The above figure shows the package top view.



		Pins	;							
LQFP64	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) ⁽¹⁾	Pin type	I / O structure	Note	Alternate functions	Additional functions
38	64	97	116	G15	PC7	I/O	FT	-	I2S3_MCK, TIM8_CH2,SDIO_D7, USART6_RX, DCMI_D1,TIM3_CH2, EVENTOUT	-
39	65	98	117	G14	PC8	I/O	FT	-	TIM8_CH3,SDIO_D0, TIM3_CH3, USART6_CK, DCMI_D2, EVENTOUT	-
40	66	99	118	F14	PC9	I/O	FT	-	I2S2_CKIN, I2S3_CKIN, MCO2, TIM8_CH4,SDIO_D1, I2C3_SDA, DCMI_D3, TIM3_CH4, EVENTOUT	-
41	67	100	119	F15	PA8	I/O	FT	-	MCO1, USART1_CK, TIM1_CH1, I2C3_SCL, OTG_FS_SOF, EVENTOUT	-
42	68	101	120	E15	PA9	I/O	FT	-	USART1_TX, TIM1_CH2, I2C3_SMBA, DCMI_D0, EVENTOUT	OTG_FS_ VBUS
43	69	102	121	D15	PA10	I/O	FT	-	USART1_RX, TIM1_CH3, OTG_FS_ID,DCMI_D1, EVENTOUT	-
44	70	103	122	C15	PA11	I/O	FT	-	USART1_CTS, CAN1_RX, TIM1_CH4, OTG_FS_DM, EVENTOUT	-
45	71	104	123	B15	PA12	I/O	FT	-	USART1_RTS, CAN1_TX, TIM1_ETR, OTG_FS_DP, EVENTOUT	-
46	72	105	124	A15	PA13 (JTMS-SWDIO)	I/O	FT	-	JTMS-SWDIO, EVENTOUT	-
47	73	106	125	F13	V _{CAP_2}	S	-	-	-	-
-	74	107	126	F12	V _{SS}	S	-	-	-	
48	75	108	127	G13	V _{DD}	S	-	-	-	-
-	-	-	128	E12	PH13	I/O	FT	-	TIM8_CH1N, CAN1_TX, EVENTOUT	-
-	-	-	129	E13	PH14	I/O	FT	-	TIM8_CH2N, DCMI_D4, EVENTOUT	-

Table 7. STM32F21x pin and ball definitions (continued)



6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 3.3$ V (for the 1.8 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 15*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 16*.





Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	Standard operating voltage	-	1.8	3.6	
V _{DDA} ⁽¹⁾	Analog operating voltage (ADC limited to 1 M samples)	Must be the same potential as $V_{DD}^{(2)}$	1.8	3.6	
V DDA	Analog operating voltage (ADC limited to 2 M samples)		2.4	3.6	
V_{BAT}	Backup operating voltage	1.65	3.6		
	Input voltage on RST and FT pins	$2 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	-0.3	5.5	V
V	input voltage on KST and FT pins	$1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2 \text{ V}$	-0.3	5.2	
V _{IN}	Input voltage on TTa pins	-	-0.3	V _{DD} +0.3	
	Input voltage on BOOT0 pin	-	0	9	
V _{CAP1} V _{CAP2}	Internal core voltage to be supplied externally in REGOFF mode	-	1.1	1.3	
		LQFP64	-	444	
	Power dissipation at T _A = 85 °C for suffix 6 or T _A = 105 °C for suffix 7 ⁽³⁾	LQFP100	-	434	
PD		LQFP144	-	500	mW
		LQFP176	-	526	
		UFBGA176	-	513	
	Ambient temperature for 6 suffix	Maximum power dissipation	-40	85	°C
T.	version	Low-power dissipation ⁽⁴⁾	-40	105	C
ΤΑ	Ambient temperature for 7 suffix	Maximum power dissipation	-40	105	°C
	version	Low-power dissipation ⁽⁴⁾	-40	125	
TJ	Junction temperature range	6 suffix version	-40	105	°C
IJ		7 suffix version	-40	125	

Table 13. General operating conditions (continued)

1. When the ADC is used, refer to *Table 65: ADC characteristics*.

2. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and power-down operation.

3. If T_A is lower, higher P_D values are allowed as long as T_J does not exceed $T_{Jmax}.$

4. In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} .



	Table 14. Linimations depending on the operating power supply range							
Operating power supply range	ADC operation	Maximum Flash memory access frequency (f _{Flashmax})	Number of wait states at maximum CPU frequency (f _{CPUmax} = 120 MHz) ⁽¹⁾	I/O operation	FSMC_CLK frequency for synchronous accesses	Possible Flash memory operations		
V _{DD} =1.8 to 2.1 V	Conversion time up to 1 Msps	16 MHz with no Flash memory wait state	7 ⁽²⁾	 Degraded speed performance No I/O compensation 	Up to 30 MHz	8-bit erase and program operations only		
V _{DD} = 2.1 to 2.4 V	Conversion time up to 1 Msps	18 MHz with no Flash memory wait state	6 ⁽²⁾	 Degraded speed performance No I/O compensation 	Up to 30 MHz	16-bit erase and program operations		
V _{DD} = 2.4 to 2.7 V	Conversion time up to 2 Msps	24 MHz with no Flash memory wait state	4 ⁽²⁾	 Degraded speed performance I/O compensation works 	Up to 48 MHz	16-bit erase and program operations		
V _{DD} = 2.7 to 3.6 V ⁽³⁾	Conversion time up to 2 Msps	30 MHz with no Flash memory wait state	3 ⁽²⁾	 Full-speed operation I/O compensation works 	$\begin{array}{l} - \mbox{ Up to } \\ 60 \mbox{ MHz } \\ \mbox{ when } \mbox{ V}_{\mbox{DD}} = \\ 3.0 \mbox{ to } 3.6 \mbox{ V} \\ - \mbox{ Up to } \\ 48 \mbox{ MHz } \\ \mbox{ when } \mbox{ V}_{\mbox{DD}} = \\ 2.7 \mbox{ to } 3.0 \mbox{ V} \end{array}$	32-bit erase and program operations		

Table 14. Limitations depending on the operating power supply range

1. The number of wait states can be reduced by reducing the CPU frequency (see *Figure 19*).

2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.

3. The voltage range for OTG USB FS can drop down to 2.7 V. However it is degraded between 2.7 and 3 V.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
R _F	Feedback resistor	-	-	18.4	-	MΩ			
I _{DD}	LSE current consumption	-	-	-	1	μA			
9 _m	Oscillator Transconductance	-	2.8	-	-	µA/V			
t _{SU(LSE)} ⁽²⁾	startup time	V_{DD} is stabilized	-	2	-	s			

Table 30. LSE oscillator characteristics (f_{LSE} = 32.768 kHz) ⁽¹⁾

1. Guaranteed by design, not tested in production.

 t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Note: For information on electing the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <u>www.st.com</u>.




Figure 31. Typical application with a 32.768 kHz crystal

6.3.9 Internal clock source characteristics

The parameters given in *Table 31* and *Table 32* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 13*.

High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f _{HSI}	Frequency	-	-	16	-	MHz			
100	HSI user-trimming step ⁽²⁾	-	-	-	1	%			
		$T_A = -40$ to 105 °C ⁽³⁾	- 8	-	4.5	%			
	Accuracy of the HSI oscillator	$T_A = -10$ to 85 °C ⁽³⁾	- 4	-	4	%			
		$T_A = 25 \ ^{\circ}C^{(4)}$	– 1	-	1	%			
t _{su(HSI)} ⁽²⁾	HSI oscillator startup time	-	-	2.2	4.0	μs			
I _{DD(HSI)} ⁽²⁾	HSI oscillator power consumption	-	-	60	80	μA			

 Table 31. HSI oscillator characteristics ⁽¹⁾

1. V_{DD} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.

2. Guaranteed by design, not tested in production.

- 3. Guaranteed by characterization results.
- 4. Factory calibrated, parts not soldered.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
t _{prog}	Double word programming		-	16	100 ⁽²⁾	μs
t _{ERASE16KB}	Sector (16 KB) erase time	T _A = 0 to +40 °C	-	230	-	
t _{ERASE64KB}	Sector (64 KB) erase time	V _{DD} = 3.3 V	-	490	-	ms
t _{ERASE128KB}	Sector (128 KB) erase time	V _{PP} = 8.5 V	-	875	-	
t _{ME}	Mass erase time		-	6.9	-	S
V _{prog}	Programming voltage	-	2.7	-	3.6	V
V _{PP}	V _{PP} voltage range	-	7	-	9	V
I _{PP}	Minimum current sunk on the $V_{\rm PP}$ pin	-	10	-	-	mA
t _{VPP} ⁽³⁾	Cumulative time during which V_{PP} is applied	-	-	-	1	hour

Table 38.	Flash	memory	programming	with	V _{PP}
-----------	-------	--------	-------------	------	-----------------

1. Guaranteed by design, not tested in production.

2. The maximum programming time is measured after 100K erase operations.

3. V_{PP} should only be connected during programming/erasing.

Symbol	Parameter	Conditions	Value Min ⁽¹⁾	Unit
N _{END}	Endurance	$T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions)	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
t _{RET}		1 kcycle ⁽²⁾ at T _A = 105 °C	10	Years
		10 kcycles ⁽²⁾ at T _A = 55 °C	20	

Table 39. Flash memory endurance and data retention

1. Guaranteed by characterization results, not tested in production.

2. Cycling performed over the whole temperature range.

6.3.13 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

DocID17050 Rev 13



Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105 \ ^{\circ}C$ conforming to JESD78A	II level A

6.3.15 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation).

The test results are given in Table 44.

		Functional s			
Symbol	Description	Negative injection	Positive injection	Unit	
	Injected current on BOOT0 pin	-0	NA		
	Injected current on NRST pin	-0	NA	mA	
I _{INJ}	Injected current on TTa pins: PA4 and PA5	-0	+5	mA	
	Injected current on all FT pins	-5	NA		

Table 44. I/O current injection susceptibility⁽¹⁾

1. NA stands for "not applicable".

Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.



Symbol	Parameter	Conditions	Min	Max	Unit
f _{CK} 1/t _{c(CK)}	I ² S clock frequency	Master, 16-bit data, audio frequency = 48 kHz, main clock disabled	1.23	1.24	MHz
		Slave	0	64F _S ⁽¹⁾	
t _{r(CK)} t _{f(CK)}	I ² S clock rise and fall time	Capacitive load $C_L = 50 \text{ pF}$	-	(2)	
t _{v(WS)} ⁽³⁾	WS valid time	Master	0.3	-	
t _{h(WS)} ⁽³⁾	WS hold time	Master	0	-	
t _{su(WS)} ⁽³⁾	WS setup time	Slave	3	-	
t _{h(WS)} ⁽³⁾	WS hold time	Slave	0	-	
t _{w(CKH)} (3) t _{w(CKL)} (3)	CK high and low time	Master f _{PCLK} = 30 MHz	396	-	•
$t_{su(SD_MR)}^{(3)}_{(3)}$ $t_{su(SD_SR)}^{(3)}$	Data input setup time	Master receiver Slave receiver	45 0	-	ns
t _{h(SD_MR)} (3)(4) t _{h(SD_SR)} (3)(4)	Data input hold time	Master receiver: f _{PCLK} = 30 MHz, Slave receiver: f _{PCLK} = 30 MHz	13 0	-	*
t _{v(SD_ST)} (3)(4)	Data output valid time	Slave transmitter (after enable edge)	-	30	*
t _{h(SD_ST)} ⁽³⁾	Data output hold time	Slave transmitter (after enable edge)	10	-	•
t _{v(SD_MT)} ⁽³⁾⁽⁴⁾	Data output valid time	Master transmitter (after enable edge)	-	6	1
t _{h(SD_MT)} ⁽³⁾	Data output hold time	Master transmitter (after enable edge)	0	-	

Table 54. I²S characteristics

F_S is the sampling frequency. Refer to the I2S section of the STM32F20xxx/21xxx reference manual for more details. f_{CK} values reflect only the digital peripheral behavior which leads to a minimum of (I2SDIV/(2*I2SDIV+ODD), a maximum of (I2SDIV+ODD)/(2*I2SDIV+ODD) and F_S maximum values for each mode/condition.

2. Refer to Table 47: I/O AC characteristics.

3. Guaranteed by design, not tested in production.

4. Depends on f_{PCLK} . For example, if f_{PCLK} =8 MHz, then T_{PCLK} = 1/ f_{PLCLK} =125 ns.






Figure 56. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

Table 72. /	Asynchronous non-multiplexed SRA	M/PSRAM/NO	R write timin	gs ⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FSMC_NE low time	3T _{HCLK}	3T _{HCLK} + 4	ns
t _{v(NWE_NE})	FSMC_NEx low to FSMC_NWE low	T _{HCLK} – 0.5	T _{HCLK} + 0.5	ns
t _{w(NWE)}	FSMC_NWE low time	T _{HCLK} – 0.5	T _{HCLK} + 3	ns
t _{h(NE_NWE)}	FSMC_NWE high to FSMC_NE high hold time	T _{HCLK}	-	ns
t _{v(A_NE)}	FSMC_NEx low to FSMC_A valid	-	0	ns
t _{h(A_NWE)}	Address hold time after FSMC_NWE high	T _{HCLK} - 3	-	ns
t _{v(BL_NE)}	FSMC_NEx low to FSMC_BL valid	-	0.5	ns
t _{h(BL_NWE)}	FSMC_BL hold time after FSMC_NWE high	T _{HCLK} – 1	-	ns
t _{v(Data_NE)}	Data to FSMC_NEx low to Data valid	-	T _{HCLK} + 5	ns
t _{h(Data_NWE)}	Data hold time after FSMC_NWE high	T _{HCLK} +0.5	-	ns
t _{v(NADV_NE)}	FSMC_NEx low to FSMC_NADV low	-	2	ns
t _{w(NADV)}	FSMC_NADV low time	-	T _{HCLK} + 1.5	ns


1. C_L = 30 pF.

2. Guaranteed by characterization results, not tested in production.



7.2 LQFP100 package information

Figure 77. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline



1. Drawing is not to scale.


mechanical data						
Symphol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591

Table 87. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data



7.3 LQFP144 package information

Figure 80. LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package outline



1. Drawing is not to scale.





7.5 UFBGA176+25 package information




Figure 85. UFBGA176+25 - 201-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package outline

1. Drawing is not to scale.

Table 90. UFBGA176+25, - 201-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package mechanical data

Symbol	millimeters				inches ⁽¹⁾	
Symbol	Min	Тур	Мах	Min	Тур	Мах
А	-	-	0.600	-	-	0.0236
A1	-	-	0.110	-	-	0.0043
A2	-	0.450	-	-	0.0177	-
A3	-	0.130	-	-	0.0051	0.0094
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	9.850	10.000	10.150	0.3878	0.3937	0.3996
D1	-	9.100	-	-	0.3583	-
E	9.850	10.000	10.150	0.3878	0.3937	0.3996
E1	-	9.100	-	-	0.3583	-
е	-	0.650	-	-	0.0256	-
Z	-	0.450	-	-	0.0177	-
ddd	-	-	0.080	-	-	0.0031



7.6 Thermal characteristics

The maximum chip-junction temperature, $T_{\rm J}$ max, in degrees Celsius, may be calculated using the following equation:

$$T_J max = T_A max + (P_D max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in ° C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{O}} \max = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP 64 - 10 × 10 mm / 0.5 mm pitch	45	
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	46	
Θ_{JA}	Thermal resistance junction-ambient LQFP144 - 20 × 20 mm / 0.5 mm pitch40		°C/W
	Thermal resistance junction-ambient LQFP176 - 24 × 24 mm / 0.5 mm pitch38		
	Thermal resistance junction-ambient39UFBGA176 - 10× 10 mm / 0.5 mm pitch39		

Table 92.	Package	thermal	characteristics
-----------	---------	---------	-----------------

Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



Date	Revision	Changes
		Updated Typical and maximum current consumption conditions, as well as Table 20: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled) and Table 19: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled) or RAM. Added Figure 21, Figure 22, Figure 23, and Figure 24. Updated Table 21: Typical and maximum current consumption in Sleep mode, and added Figure 25 and Figure 26. Updated Table 23: Typical and maximum current consumptions in Standby mode and Table 24: Typical and maximum current consumptions in VBAT mode. Updated Table 22: Typical and maximum current consumptions in Stop mode. Added Figure 27: Typical current consumption vs. temperature in Stop mode. Updated Table 23: Typical and maximum current consumptions in Stop mode. Added Figure 27: Typical and maximum current consumptions in VBAT mode. Updated Table 23: Typical and maximum current consumptions in Stop mode. Added Figure 27: Typical current consumption vs. temperature in Stop mode. Updated Table 23: Typical and maximum current consumptions in VBAT mode. Updated On-chip peripheral current consumption conditions and Table 25: Peripheral current consumption. Updated t _{WUSTDBY} and t _{WUSTOP} and added Note 3 in Table 26: Low- power mode wakeup timings. Maximum f _{HSE_ext} and minimum t _{w(HSE)} values updated in Table 27: High-speed external user clock characteristics. Updated C and g _m in Table 29: HSE 4-26 MHz oscillator characteristics.
22-Apr-2011	4 (continued)	High-speed external user clock characteristics.
		Updated f_{LSI} , $t_{su(LSI)}$ and IDD _(LSI) in <i>Table 32: LSI oscillator characteristics</i> . <i>Table 33: Main PLL characteristics</i> : removed note 1, updated t_{LOCK} , jitter, IDD _(PLL) and IDD _{A(PLL)} , added <i>Note 2</i> for f_{PLL_IN} minimum and maximum values. <i>Table 34: PLLI2S (audio PLL) characteristics</i> : removed note 1, updated t_{LOCK} , jitter, IDD _(PLLI2S) and IDD _{A(PLLI2S)} , added <i>Note 2</i> for f_{PLLI2S_IN} minimum and maximum values.
		Added Note 1 in Table 35: SSCG parameters constraint. Updated Table 36: Flash memory characteristics. Modified Table 37: Flash memory programming and added Note 1 for t _{prog} . Updated t _{prog} and added Note 1 in Table 38: Flash memory programming with VPP. Modified Figure 38: Recommended NRST pin protection. Updated Table 41: EMI characteristics and EMI monitoring conditions in Section : Electromagnetic Interference (EMI). Added Note 2 related to V _{ESD(HBM)} in Table 42: ESD absolute maximum ratings. Added Section 6.3.15: I/O current injection characteristics. Updated Table 45: I/O static characteristics. Modified maximum frequency values and conditions in Table 47: I/O AC characteristics.

Table 94. Do	ocument revision	history	(continued)
--------------	------------------	---------	-------------



Table 94. Document revision history (continued)			
Date	Revision	Changes	
Date		Changes Removed Figure 4. Compatible board design between STM32F10xx and STM32F2xx for LQFP176 package. Updated number of AHB buses in Section 2: Description and Section 3.12: Clocks and startup. Updated Note 2 below Figure 4: STM32F21x block diagram. Changed System memory to System memory + OTP in Figure 14: Memory map. Added Note 1 below Table 15: VCAP1/VCAP2 operating conditions. Updated Vote 1 below Table 15: VCAP1/VCAP2 operating conditions. Updated Note 1 below Table 15: VCAP1/VCAP2 operating conditions. Updated Note 1 below Table 15: VCAP1/VCAP2 operating conditions. Updated Note 1 below Table 15: VCAP1/VCAP2 operating conditions. Updated Note 1 below Table 15: VCAP1/VCAP2 operating conditions. Updated Note 1 below Table 15: VCAP1/VCAP2 operating conditions. Updated Note 1 below Table 15: VCAP1/VCAP2 operating conditions. Updated Note 1 below Table 20: Typical and DAC2_OUT2 operating conditions. Changed simplex mode into half-duplex mode in Section 3.24: Inter-integrated sound (I2S). Replaced DAC1_OUT and DAC2_OUT by DAC_OUT1 and DAC_OUT2, respectively. Changed TIM2_CH1/TIM2_ETR into TIM2_CH1_ETR for PA0 and PA5 in Table 9: Alternate function mapping. Updated note applying to I _{DD} (external clo	
29-Oct-2012	8	in Table 20: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART	
		Updated equations in Section 6.3.11: PLL spread spectrum clock generation (SSCG) characteristics. Swapped TTL and CMOS port conditions for V _{OL} and V _{OH} in Table 46: Output voltage characteristics. Updated V _{IL(NRST)} and V _{IH(NRST)} in Table 48: NRST pin characteristics. Updated Table 53: SPI characteristics and Table 54: I2S characteristics.Removed note 1 related to measurement points below Figure 41: SPI timing diagram - slave mode and CPHA = 1, Figure 42:	
		SPI timing diagram - master mode, and Figure 43: I2S slave timing diagram (Philips protocol)(1). Updated t _{HC} in Table 60: ULPI timing. Updated Figure 47: Ethernet SMI timing diagram, Table 62: Dynamics characteristics: Ethernet MAC signals for SMI and Table 63: Dynamics characteristics: Ethernet MAC signals for RMII. Update f _{TRIG} in Table 65: ADC characteristics. Updated I _{DDA} description in Table 67: DAC characteristics. Updated note below Figure 52: Power supply and reference decoupling (VREF+ not connected to VDDA) and Figure 53: Power supply and reference decoupling (VREF+ connected to VDDA). Replaced t _d (CLKL-NOEL) by t _d (CLKH-NOEL) in Table 75: Synchronous multiplexed NOR/PSRAM read timings, Table 77: Synchronous non-multiplexed NOR/PSRAM read timings and Figure 61: Synchronous non-multiplexed NOR/PSRAM read timings.	



Table 94. Document revision history (continued)		
Date	Revision	Changes
04-Nov-2013	9 (continued)	Updated Figure 75: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline and Table 86: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data. Updated Figure 77: LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline, Figure 80: LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline, Figure 83: LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm, package outline. Updated Figure 85: UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm, package outline and Figure 85: UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm, package outline. Removed Appendix A Application block diagrams.
27-Oct-2014	10	Updated V _{BAT} voltage range in <i>Figure 17: Power supply scheme</i> . Added caution note in <i>Section 6.1.6: Power supply scheme</i> . Updated V _{IN} in <i>Table 13: General operating conditions</i> . Removed note 1 in <i>Table 22: Typical and maximum current</i> <i>consumptions in Stop mode</i> . Updated <i>Table 44: I/O current injection susceptibility</i> , <i>Section 6.3.16:</i> <i>I/O port characteristics</i> and <i>Section 6.3.17: NRST pin characteristics</i> . Removed note 3 in <i>Table 68: Temperature sensor characteristics</i> . Added <i>Figure 79: LQFP100 marking (package top view)</i> and <i>Figure 82:</i> <i>LQFP144 marking (package top view)</i> .
23-Feb-2016	11	Updated Section 1: Introduction. Updated Table 31: HSI oscillator characteristics and its footnotes. Updated Figure 34: PLL output clock waveforms in center spread mode, Figure 35: PLL output clock waveforms in down spread mode, Figure 52: Power supply and reference decoupling (VREF+ not connected to VDDA) and Figure 53: Power supply and reference decoupling (VREF+ connected to VDDA). Updated Section 7: Package information and its subsections.
07-Jul-2016	12	Updated Features and Section 2: Description. Updated figures 1, 2 and 3 in Section 2.1: Full compatibility throughout the family. Updated Device marking and Figure 79 in Section 7.2: LQFP100 package information. Updated Device marking and Figure 82 in Section 7.3: LQFP144 package information. Updated Section 7.5: UFBGA176+25 package information with introduction of Device marking and Figure 87. Updated Table 93: Ordering information scheme.
16-Aug-2016	13	Updated Figure 52: Power supply and reference decoupling (VREF+ not connected to VDDA). Updated title of Section 8: Ordering information.

Table 94. Document revision history (continued)

