



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M3   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 48MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT   |
| Number of I/O              | 53  |
| Program Memory Size        | 512KB (512K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 128K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V  |
| Data Converters            | A/D 8x12b; D/A 2x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-VFQFN Exposed Pad  |
| Supplier Device Package    | 64-QFN (9x9)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32gg940f512g-e-qfn64">https://www.e-xfl.com/product-detail/silicon-labs/efm32gg940f512g-e-qfn64</a> |

# 1 Ordering Information

Table 1.1 (p. 2) shows the available EFM32GG940 devices.

**Table 1.1. Ordering Information**

| Ordering Code            | Flash (kB) | RAM (kB) | Max Speed (MHz) | Supply Voltage (V) | Temperature (°C) | Package |
|--------------------------|------------|----------|-----------------|--------------------|------------------|---------|
| EFM32GG940F512G-E-QFN64  | 512        | 128      | 48              | 1.98 - 3.8         | -40 - 85         | QFN64   |
| EFM32GG940F1024G-E-QFN64 | 1024       | 128      | 48              | 1.98 - 3.8         | -40 - 85         | QFN64   |

Adding the suffix 'R' to the part number (e.g. EFM32GG940F512G-E-QFN64R) denotes tape and reel.

Visit **[www.silabs.com](http://www.silabs.com)** for information on global distributors and representatives.

Descriptor-Based Scatter/Gather DMA and supports up to 6 OUT endpoints and 6 IN endpoints, in addition to endpoint 0. The on-chip PHY includes all OTG features, except for the voltage booster for supplying 5V to VBUS when operating as host.

### 2.1.11 Inter-Integrated Circuit Interface (I2C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I<sup>2</sup>C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

### 2.1.12 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

### 2.1.13 Pre-Programmed USB/UART Bootloader

The bootloader presented in application note AN0042 is pre-programmed in the device at factory. The bootloader enables users to program the EFM32 through a UART or a USB CDC class virtual UART without the need for a debugger. The autobaud feature, interface and commands are described further in the application note.

### 2.1.14 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART<sup>™</sup>, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

### 2.1.15 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output. TIMER0 also includes a Dead-Time Insertion module suitable for motor control applications.

### 2.1.16 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

### 2.1.17 Backup Real Time Counter (BURTC)

The Backup Real Time Counter (BURTC) contains a 32-bit counter and is clocked either by a 32.768 kHz crystal oscillator, a 32.768 kHz RC oscillator or a 1 kHz ULFRCO. The BURTC is available in all Energy Modes and it can also run in backup mode, making it operational even if the main power should drain out.

### 2.1.18 Low Energy Timer (LETIMER)

The unique LETIMER<sup>™</sup>, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

### 2.1.19 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn\_S0IN pin as external clock source. The module may operate in energy mode EM0 - EM3.

### 2.1.20 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 2.1.21 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 2.1.22 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

### 2.1.23 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

### 2.1.24 Operational Amplifier (OPAMP)

The EFM32GG940 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

### 2.1.25 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE<sup>™</sup>), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is

available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

### 2.1.26 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EFM32GG940 to keep track of time and retain data, even if the main power source should drain out.

### 2.1.27 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

### 2.1.28 General Purpose Input/Output (GPIO)

In the EFM32GG940, there are 52 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

### 2.1.29 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to 8x18 segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

## 2.2 Configuration Summary

The features of the EFM32GG940 is a subset of the feature set described in the EFM32GG Reference Manual. Table 2.1 (p. 7) describes device specific implementation of the features.

**Table 2.1. Configuration Summary**

| Module    | Configuration      | Pin Connections               |
|-----------|--------------------|-------------------------------|
| Cortex-M3 | Full configuration | NA                            |
| DBG       | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC       | Full configuration | NA                            |
| DMA       | Full configuration | NA                            |
| RMU       | Full configuration | NA                            |
| EMU       | Full configuration | NA                            |


## 3.4 Current Consumption

**Table 3.3. Current Consumption**


| Symbol    | Parameter   | Condition   | Min | Typ              | Max               | Unit                     |
|-----------|---|---|-----|------------------|-------------------|--------------------------|
| $I_{EM0}$ | EM0 current. No prescaling. Running prime number calculation code from flash. (Production test condition = 14MHz) | 48 MHz HFXO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$   |     | 219              | 240               | $\mu\text{A}/\text{MHz}$ |
|           |   | 28 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$  |     | 205              | 225               | $\mu\text{A}/\text{MHz}$ |
|           |   | 21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$  |     | 206              | 229               | $\mu\text{A}/\text{MHz}$ |
|           |   | 14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$  |     | 209              | 232               | $\mu\text{A}/\text{MHz}$ |
|           |   | 11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$  |     | 211              | 234               | $\mu\text{A}/\text{MHz}$ |
|           |   | 6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$   |     | 215              | 242               | $\mu\text{A}/\text{MHz}$ |
|           |   | 1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$   |     | 243              | 327               | $\mu\text{A}/\text{MHz}$ |
| $I_{EM1}$ | EM1 current (Production test condition = 14MHz)   | 48 MHz HFXO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$   |     | 80               | 90                | $\mu\text{A}/\text{MHz}$ |
|           |   | 28 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$  |     | 80               | 90                | $\mu\text{A}/\text{MHz}$ |
|           |   | 21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$  |     | 81               | 91                | $\mu\text{A}/\text{MHz}$ |
|           |   | 14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$  |     | 83               | 99                | $\mu\text{A}/\text{MHz}$ |
|           |   | 11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$  |     | 85               | 100               | $\mu\text{A}/\text{MHz}$ |
|           |   | 6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$   |     | 90               | 102               | $\mu\text{A}/\text{MHz}$ |
|           |   | 1.2 MHz HFRCO. all peripheral clocks disabled, $V_{DD}= 3.0\text{ V}$   |     | 122              | 152               | $\mu\text{A}/\text{MHz}$ |
| $I_{EM2}$ | EM2 current   | EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD}= 3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$ |     | 1.1 <sup>1</sup> | 1.9 <sup>1</sup>  | $\mu\text{A}$            |
|           |   | EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD}= 3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$ |     | 8.8 <sup>1</sup> | 21.5 <sup>1</sup> | $\mu\text{A}$            |
| $I_{EM3}$ | EM3 current   | $V_{DD}= 3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$   |     | 0.8 <sup>1</sup> | 1.5 <sup>1</sup>  | $\mu\text{A}$            |
|           |   | $V_{DD}= 3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$   |     | 8.2 <sup>1</sup> | 20.3 <sup>1</sup> | $\mu\text{A}$            |
| $I_{EM4}$ | EM4 current   | $V_{DD}= 3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$   |     | 0.02             | 0.08              | $\mu\text{A}$            |
|           |   | $V_{DD}= 3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$   |     | 0.5              | 2.5               | $\mu\text{A}$            |

<sup>1</sup> Only one RAM block enabled. The RAM block size is 32 kB.


Figure 3.5. Typical High-Level Output Current, 2V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.7. Typical High-Level Output Current, 3V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = STANDARD



GPIO\_Px\_CTRL DRIVEMODE = HIGH



### 3.9.6 ULFRCO

**Table 3.13. ULFRCO**

| Symbol        | Parameter                  | Condition | Min  | Typ   | Max  | Unit |
|---------------|----------------------------|-----------|------|-------|------|------|
| $f_{ULFRCO}$  | Oscillation frequency      | 25°C, 3V  | 0.70 |       | 1.75 | kHz  |
| $TC_{ULFRCO}$ | Temperature coefficient    |           |      | 0.05  |      | %/°C |
| $VC_{ULFRCO}$ | Supply voltage coefficient |           |      | -18.2 |      | %/V  |


## 3.10 Analog Digital Converter (ADC)

**Table 3.14. ADC**


| Symbol              | Parameter  | Condition   | Min          | Typ  | Max            | Unit |
|---------------------|--|---|--------------|------|----------------|------|
| $V_{ADCIN}$         | Input voltage range  | Single ended  | 0            |      | $V_{REF}$      | V    |
|                     |  | Differential  | $-V_{REF}/2$ |      | $V_{REF}/2$    | V    |
| $V_{ADCREFIN}$      | Input range of external reference voltage, single ended and differential |   | 1.25         |      | $V_{DD}$       | V    |
| $V_{ADCREFIN\_CH7}$ | Input range of external negative reference voltage on channel 7          | See $V_{ADCREFIN}$  | 0            |      | $V_{DD} - 1.1$ | V    |
| $V_{ADCREFIN\_CH6}$ | Input range of external positive reference voltage on channel 6          | See $V_{ADCREFIN}$  | 0.625        |      | $V_{DD}$       | V    |
| $V_{ADCCMIN}$       | Common mode input range  |   | 0            |      | $V_{DD}$       | V    |
| $I_{ADCIN}$         | Input current  | 2pF sampling capacitors   |              | <100 |                | nA   |
| $CMRR_{ADC}$        | Analog input common mode rejection ratio                                 |   |              | 65   |                | dB   |
| $I_{ADC}$           | Average active current   | 1 MSamples/s, 12 bit, external reference  |              | 351  |                | μA   |
|                     |  | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b00 |              | 67   |                | μA   |
|                     |  | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b01 |              | 63   |                | μA   |
|                     |  | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b10 |              | 64   |                | μA   |
| $I_{ADCREF}$        | Current consumption of internal voltage reference                        | Internal voltage reference  |              | 65   |                | μA   |

| Symbol               | Parameter                                    | Condition  | Min | Typ | Max | Unit |
|----------------------|--|--|-----|-----|-----|------|
|                      |  | 200 kSamples/s, 12 bit, single ended, internal 1.25V reference |     | 62  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, single ended, internal 2.5V reference  |     | 63  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, single ended, $V_{DD}$ reference       |     | 67  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differential, internal 1.25V reference |     | 63  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differential, internal 2.5V reference  |     | 66  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differential, 5V reference             |     | 66  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differential, $V_{DD}$ reference       | 63  | 66  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differential, $2xV_{DD}$ reference     |     | 70  |     | dB   |
| SINAD <sub>ADC</sub> | Signal-to-Noise And Distortion-ratio (SINAD) | 1 MSamples/s, 12 bit, single ended, internal 1.25V reference   |     | 58  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, single ended, internal 2.5V reference    |     | 62  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, single ended, $V_{DD}$ reference         |     | 64  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, differential, internal 1.25V reference   |     | 60  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, differential, internal 2.5V reference    |     | 64  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, differential, 5V reference               |     | 54  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, differential, $V_{DD}$ reference         |     | 66  |     | dB   |
|                      |  | 1 MSamples/s, 12 bit, differential, $2xV_{DD}$ reference       |     | 68  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, single ended, internal 1.25V reference |     | 61  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, single ended, internal 2.5V reference  |     | 65  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, single ended, $V_{DD}$ reference       |     | 66  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differential, internal 1.25V reference |     | 63  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differential, internal 2.5V reference  |     | 66  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differential, 5V reference             |     | 66  |     | dB   |
|                      |  | 200 kSamples/s, 12 bit, differential, $V_{DD}$ reference       | 62  | 65  |     | dB   |

**Figure 3.22. ADC Absolute Offset, Common Mode =  $V_{dd}/2$**




Offset vs Supply Voltage, Temp = 25°C




Offset vs Temperature,  $V_{dd} = 3V$

**Figure 3.23. ADC Dynamic Performance vs Temperature for all ADC References,  $V_{dd} = 3V$**






Signal to Noise Ratio (SNR)



Spurious-Free Dynamic Range (SFDR)

| Symbol                    | Parameter                     | Condition   | Min             | Typ  | Max                  | Unit              |
|---------------------------|-------------------------------|---|-----------------|------|----------------------|-------------------|
|                           |                               | (OPA2)BIASPROG=0x0,<br>(OPA2)HALFBIAS=0x1, Unity<br>Gain                            |                 | 13   | 17                   | μA                |
| G <sub>OL</sub>           | Open Loop Gain                | (OPA2)BIASPROG=0xF,<br>(OPA2)HALFBIAS=0x0   |                 | 101  |                      | dB                |
|                           |                               | (OPA2)BIASPROG=0x7,<br>(OPA2)HALFBIAS=0x1   |                 | 98   |                      | dB                |
|                           |                               | (OPA2)BIASPROG=0x0,<br>(OPA2)HALFBIAS=0x1   |                 | 91   |                      | dB                |
| GBW <sub>OPAMP</sub>      | Gain Bandwidth<br>Product     | (OPA2)BIASPROG=0xF,<br>(OPA2)HALFBIAS=0x0   |                 | 6.1  |                      | MHz               |
|                           |                               | (OPA2)BIASPROG=0x7,<br>(OPA2)HALFBIAS=0x1   |                 | 1.8  |                      | MHz               |
|                           |                               | (OPA2)BIASPROG=0x0,<br>(OPA2)HALFBIAS=0x1   |                 | 0.25 |                      | MHz               |
| PM <sub>OPAMP</sub>       | Phase Margin                  | (OPA2)BIASPROG=0xF,<br>(OPA2)HALFBIAS=0x0, C <sub>L</sub> =75<br>pF                 |                 | 64   |                      | °                 |
|                           |                               | (OPA2)BIASPROG=0x7,<br>(OPA2)HALFBIAS=0x1, C <sub>L</sub> =75<br>pF                 |                 | 58   |                      | °                 |
|                           |                               | (OPA2)BIASPROG=0x0,<br>(OPA2)HALFBIAS=0x1, C <sub>L</sub> =75<br>pF                 |                 | 58   |                      | °                 |
| R <sub>INPUT</sub>        | Input Resistance              |   |                 | 100  |                      | Mohm              |
| R <sub>LOAD</sub>         | Load Resistance               |   | 200             |      |                      | Ohm               |
| I <sub>LOAD_DC</sub>      | DC Load Current               |   |                 |      | 11                   | mA                |
| V <sub>INPUT</sub>        | Input Voltage                 | OPAxHCMDIS=0  | V <sub>SS</sub> |      | V <sub>DD</sub>      | V                 |
|                           |                               | OPAxHCMDIS=1  | V <sub>SS</sub> |      | V <sub>DD</sub> -1.2 | V                 |
| V <sub>OUTPUT</sub>       | Output Voltage                |   | V <sub>SS</sub> |      | V <sub>DD</sub>      | V                 |
| V <sub>OFFSET</sub>       | Input Offset Voltage          | Unity Gain, V <sub>SS</sub> <V <sub>in</sub> <V <sub>DD</sub> ,<br>OPAxHCMDIS=0     | -13             | 0    | 11                   | mV                |
|                           |                               | Unity Gain, V <sub>SS</sub> <V <sub>in</sub> <V <sub>DD</sub> -1.2,<br>OPAxHCMDIS=1 |                 | 1    |                      | mV                |
| V <sub>OFFSET_DRIFT</sub> | Input Offset Voltage<br>Drift |   |                 |      | 0.02                 | mV/°C             |
| SR <sub>OPAMP</sub>       | Slew Rate                     | (OPA2)BIASPROG=0xF,<br>(OPA2)HALFBIAS=0x0   |                 | 3.2  |                      | V/μs              |
|                           |                               | (OPA2)BIASPROG=0x7,<br>(OPA2)HALFBIAS=0x1   |                 | 0.8  |                      | V/μs              |
|                           |                               | (OPA2)BIASPROG=0x0,<br>(OPA2)HALFBIAS=0x1   |                 | 0.1  |                      | V/μs              |
| N <sub>OPAMP</sub>        | Voltage Noise                 | V <sub>out</sub> =1V, RESSEL=0,<br>0.1 Hz<f<10 kHz, OPAx-<br>HCMDIS=0               |                 | 101  |                      | μV <sub>RMS</sub> |
|                           |                               | V <sub>out</sub> =1V, RESSEL=0,<br>0.1 Hz<f<10 kHz, OPAx-<br>HCMDIS=1               |                 | 141  |                      | μV <sub>RMS</sub> |

**Figure 3.27. OPAMP Negative Power Supply Rejection Ratio****Figure 3.28. OPAMP Voltage Noise Spectral Density (Unity Gain)  $V_{out}=1V$** **Figure 3.29. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)**

## 3.16 I2C

**Table 3.20. I2C Standard-mode (Sm)**

| Symbol              | Parameter  | Min | Typ | Max                 | Unit |
|---------------------|--|-----|-----|---------------------|------|
| f <sub>SCL</sub>    | SCL clock frequency                              | 0   |     | 100 <sup>1</sup>    | kHz  |
| t <sub>LOW</sub>    | SCL clock low time                               | 4.7 |     |                     | µs   |
| t <sub>HIGH</sub>   | SCL clock high time                              | 4.0 |     |                     | µs   |
| t <sub>SU,DAT</sub> | SDA set-up time                                  | 250 |     |                     | ns   |
| t <sub>HD,DAT</sub> | SDA hold time                                    | 8   |     | 3450 <sup>2,3</sup> | ns   |
| t <sub>SU,STA</sub> | Repeated START condition set-up time             | 4.7 |     |                     | µs   |
| t <sub>HD,STA</sub> | (Repeated) START condition hold time             | 4.0 |     |                     | µs   |
| t <sub>SU,STO</sub> | STOP condition set-up time                       | 4.0 |     |                     | µs   |
| t <sub>BUF</sub>    | Bus free time between a STOP and START condition | 4.7 |     |                     | µs   |

<sup>1</sup>For the minimum HPPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32GG Reference Manual.

<sup>2</sup>The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).

<sup>3</sup>When transmitting data, this number is guaranteed only when  $I2Cn\_CLKDIV < ((3450 \cdot 10^{-9} [s] \cdot f_{HPPERCLK} [Hz]) - 4)$ .

**Table 3.21. I2C Fast-mode (Fm)**

| Symbol              | Parameter  | Min | Typ | Max                | Unit |
|---------------------|--|-----|-----|--------------------|------|
| f <sub>SCL</sub>    | SCL clock frequency                              | 0   |     | 400 <sup>1</sup>   | kHz  |
| t <sub>LOW</sub>    | SCL clock low time                               | 1.3 |     |                    | µs   |
| t <sub>HIGH</sub>   | SCL clock high time                              | 0.6 |     |                    | µs   |
| t <sub>SU,DAT</sub> | SDA set-up time                                  | 100 |     |                    | ns   |
| t <sub>HD,DAT</sub> | SDA hold time                                    | 8   |     | 900 <sup>2,3</sup> | ns   |
| t <sub>SU,STA</sub> | Repeated START condition set-up time             | 0.6 |     |                    | µs   |
| t <sub>HD,STA</sub> | (Repeated) START condition hold time             | 0.6 |     |                    | µs   |
| t <sub>SU,STO</sub> | STOP condition set-up time                       | 0.6 |     |                    | µs   |
| t <sub>BUF</sub>    | Bus free time between a STOP and START condition | 1.3 |     |                    | µs   |

<sup>1</sup>For the minimum HPPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32GG Reference Manual.

<sup>2</sup>The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).


<sup>3</sup>When transmitting data, this number is guaranteed only when  $I2Cn\_CLKDIV < ((900 \cdot 10^{-9} [s] \cdot f_{HPPERCLK} [Hz]) - 4)$ .

**Table 3.22. I2C Fast-mode Plus (Fm+)**

| Symbol       | Parameter  | Min  | Typ | Max               | Unit    |
|--------------|--|------|-----|-------------------|---------|
| $f_{SCL}$    | SCL clock frequency                              | 0    |     | 1000 <sup>1</sup> | kHz     |
| $t_{LOW}$    | SCL clock low time                               | 0.5  |     |                   | $\mu$ s |
| $t_{HIGH}$   | SCL clock high time                              | 0.26 |     |                   | $\mu$ s |
| $t_{SU,DAT}$ | SDA set-up time                                  | 50   |     |                   | ns      |
| $t_{HD,DAT}$ | SDA hold time                                    | 8    |     |                   | ns      |
| $t_{SU,STA}$ | Repeated START condition set-up time             | 0.26 |     |                   | $\mu$ s |
| $t_{HD,STA}$ | (Repeated) START condition hold time             | 0.26 |     |                   | $\mu$ s |
| $t_{SU,STO}$ | STOP condition set-up time                       | 0.26 |     |                   | $\mu$ s |
| $t_{BUF}$    | Bus free time between a STOP and START condition | 0.5  |     |                   | $\mu$ s |

<sup>1</sup>For the minimum HFPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32GG Reference Manual.

## 3.17 USART SPI

**Figure 3.31. SPI Master Timing****Table 3.23. SPI Master Timing**

| Symbol               | Parameter       | Condition      | Min                 | Typ | Max  | Unit |
|----------------------|-----------------|----------------|---------------------|-----|------|------|
| $t_{SCLK}^{1,2}$     | SCLK period     |                | $2 * t_{HFPER-CLK}$ |     |      | ns   |
| $t_{CS\_MO}^{1,2}$   | CS to MOSI      |                | -2.00               |     | 1.00 | ns   |
| $t_{SCLK\_MO}^{1,2}$ | SCLK to MOSI    |                | -4.00               |     | 3.00 | ns   |
| $t_{SU\_MI}^{1,2}$   | MISO setup time | IOVDD = 1.98 V | 36.00               |     |      | ns   |
|                      |                 | IOVDD = 3.0 V  | 29.00               |     |      | ns   |
| $t_{H\_MI}^{1,2}$    | MISO hold time  |                | -4.00               |     |      | ns   |

<sup>1</sup>Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

<sup>2</sup>Measurement done at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )

| QFN64 Pin# and Name |          | Pin Alternate Functionality / Description  |  |                            |                             |
|---------------------|----------|--|--|----------------------------|-----------------------------|
| Pin #               | Pin Name | Analog   | Timers   | Communication              | Other                       |
| 3                   | PA2      | LCD_SEG15  | TIM0_CC2 #0/1                                    |                            | CMU_CLK0 #0<br>ETM_TD0 #3   |
| 4                   | PA3      | LCD_SEG16  | TIM0_CDTI0 #0                                    |                            | LES_ALTEX2 #0<br>ETM_TD1 #3 |
| 5                   | PA4      | LCD_SEG17  | TIM0_CDTI1 #0                                    |                            | LES_ALTEX3 #0<br>ETM_TD2 #3 |
| 6                   | PA5      | LCD_SEG18  | TIM0_CDTI2 #0                                    | LEU1_TX #1                 | LES_ALTEX4 #0<br>ETM_TD3 #3 |
| 7                   | PA6      | LCD_SEG19  |  | LEU1_RX #1                 | ETM_TCLK #3<br>GPIO_EM4WU1  |
| 8                   | IOVDD_0  | Digital IO power supply 0.   |  |                            |                             |
| 9                   | PB3      | LCD_SEG20/<br>LCD_COM4   | PCNT1_S0IN #1                                    | US2_TX #1                  |                             |
| 10                  | PB4      | LCD_SEG21/<br>LCD_COM5   | PCNT1_S1IN #1                                    | US2_RX #1                  |                             |
| 11                  | PB5      | LCD_SEG22/<br>LCD_COM6   |  | US2_CLK #1                 |                             |
| 12                  | PB6      | LCD_SEG23/<br>LCD_COM7   |  | US2_CS #1                  |                             |
| 13                  | PC4      | ACMP0_CH4<br>OPAMP_P0  | TIM0_CDTI2 #4<br>LETIM0_OUT0 #3<br>PCNT1_S0IN #0 | US2_CLK #0<br>I2C1_SDA #0  | LES_CH4 #0                  |
| 14                  | PC5      | ACMP0_CH5<br>OPAMP_N0  | LETIM0_OUT1 #3<br>PCNT1_S1IN #0                  | US2_CS #0<br>I2C1_SCL #0   | LES_CH5 #0                  |
| 15                  | PB7      | LFXTAL_P   | TIM1_CC0 #3                                      | US0_TX #4<br>US1_CLK #0    |                             |
| 16                  | PB8      | LFXTAL_N   | TIM1_CC1 #3                                      | US0_RX #4<br>US1_CS #0     |                             |
| 17                  | PA12     | LCD_BCAP_P   | TIM2_CC0 #1                                      |                            |                             |
| 18                  | PA13     | LCD_BCAP_N   | TIM2_CC1 #1                                      |                            |                             |
| 19                  | PA14     | LCD_BEXT   | TIM2_CC2 #1                                      |                            |                             |
| 20                  | RESETn   | Reset input, active low.<br>To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |                            |                             |
| 21                  | PB11     | DAC0_OUT0 /<br>OPAMP_OUT0  | LETIM0_OUT0 #1<br>TIM1_CC2 #3                    | I2C1_SDA #1                |                             |
| 22                  | PB12     | DAC0_OUT1 /<br>OPAMP_OUT1  | LETIM0_OUT1 #1                                   | I2C1_SCL #1                |                             |
| 23                  | AVDD_1   | Analog power supply 1.   |  |                            |                             |
| 24                  | PB13     | HFX TAL_P  |  | US0_CLK #4/5<br>LEU0_TX #1 |                             |
| 25                  | PB14     | HFX TAL_N  |  | US0_CS #4/5<br>LEU0_RX #1  |                             |
| 26                  | IOVDD_3  | Digital IO power supply 3.   |  |                            |                             |
| 27                  | AVDD_0   | Analog power supply 0.   |  |                            |                             |
| 28                  | PD0      | ADC0_CH0<br>DAC0_OUT0ALT #4/<br>OPAMP_OUT0ALT<br>OPAMP_OUT2 #1   | PCNT2_S0IN #0                                    | US1_TX #1                  |                             |
| 29                  | PD1      | ADC0_CH1<br>DAC0_OUT1ALT #4/<br>OPAMP_OUT1ALT  | TIM0_CC0 #3<br>PCNT2_S1IN #0                     | US1_RX #1                  | DBG_SWO #2                  |





**Table 4.3. GPIO Pinout**

| Port   | Pin 15 | Pin 14 | Pin 13 | Pin 12 | Pin 11 | Pin 10 | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
|--------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| Port A | PA15   | PA14   | PA13   | PA12   | -      | -      | -     | -     | -     | PA6   | PA5   | PA4   | PA3   | PA2   | PA1   | PA0   |
| Port B | -      | PB14   | PB13   | PB12   | PB11   | -      | -     | PB8   | PB7   | PB6   | PB5   | PB4   | PB3   | -     | -     | -     |
| Port C | -      | -      | -      | -      | -      | -      | -     | -     | PC7   | PC6   | PC5   | PC4   | -     | -     | -     | -     |
| Port D | -      | -      | -      | -      | -      | -      | -     | PD8   | PD7   | PD6   | PD5   | PD4   | PD3   | PD2   | PD1   | PD0   |
| Port E | PE15   | PE14   | PE13   | PE12   | PE11   | PE10   | PE9   | PE8   | PE7   | PE6   | PE5   | PE4   | -     | -     | -     | -     |
| Port F | -      | -      | -      | PF12   | PF11   | PF10   | -     | -     | -     | -     | PF5   | -     | -     | PF2   | PF1   | PF0   |

## 4.4 Opamp Pinout Overview

The specific opamp terminals available in *EFM32GG940* is shown in Figure 4.2 (p. 59) .

**Figure 4.2. Opamp Pinout**

**Figure 5.2. QFN64 PCB Solder Mask****Table 5.2. QFN64 PCB Solder Mask Dimensions (Dimensions in mm)**

| Symbol | Dim. (mm) | Symbol | Dim. (mm) |
|--------|-----------|--------|-----------|
| a      | 0.97      | e      | 8.90      |
| b      | 0.42      | f      | 7.32      |
| c      | 0.50      | g      | 7.32      |
| d      | 8.90      | -      | -         |

## 7 Revision History

### 7.1 Revision 1.40

March 21st, 2016

Added clarification on conditions for  $INL_{ADC}$  and  $DNL_{ADC}$  parameters.

Reduced maximum and typical current consumption for all EM0 entries except 48 MHz in the Current Consumption table in the Electrical Characteristics section.

Increased maximum specifications for EM2 current, EM3 current, and EM4 current in the Current Consumption table in the Electrical Characteristics section.

Increased typical specification for EM2 and EM3 current at 85 C in the Current Consumption table in the Electrical Characteristics section.

Added EM2, EM3, and EM4 current consumption vs. temperature graphs.

Added a new EM2 entry and specified the existing specification is for EM0 for the BOD threshold on falling external supply voltage in the Power Management table in the Electrical Characteristics section.

Reduced maximum input leakage current in the GPIO table in the Electrical Characteristics section.

Added a maximum current consumption specification to the LFRCO table in the Electrical Characteristics section.

Added maximum specifications for the active current including references for two channels to the DAC table in the Electrical Characteristics section.

Increased the maximum specification for DAC offset voltage in the DAC table in the Electrical Characteristics section.

Increased the typical specifications for active current with  $FULLBIAS=1$  and capacitive sense internal resistance in the ACMP table in the Electrical Characteristics section.

Added minimum and maximum specifications and updated the typical value for the VCMP offset voltage in the VCMP table in the Electrical Characteristics section.

Removed the maximum specification and reduced the typical value for hysteresis in the VCMP table in the Electrical Characteristics section.

Updated all graphs in the Electrical Characteristics section to display data for 2.0 V as the minimum voltage.

### 7.2 Revision 1.30

May 23rd, 2014

Removed "preliminary" markings

Updated HFRCO figures.

Corrected single power supply voltage minimum value from 1.85V to 1.98V.

Updated Current Consumption information.

Updated Power Management information.

## 7.5 Revision 1.10

June 28th, 2013

Updated power requirements in the Power Management section.

Removed minimum load capacitance figure and table. Added reference to application note.

Other minor corrections.

## 7.6 Revision 1.00

September 11th, 2012

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

Other minor corrections.

## 7.7 Revision 0.98

May 25th, 2012

Corrected EM3 current consumption in the Electrical Characteristics section.

## 7.8 Revision 0.96

February 28th, 2012

Added reference to errata document.

Corrected QFN64 package drawing.

Updated PCB land pattern, solder mask and stencil design.

## 7.9 Revision 0.95

September 28th, 2011

Flash configuration for Giant Gecko is now 1024KB or 512KB. For flash sizes below 512KB, see the Leopard Gecko Family.

Corrected operating voltage from 1.8 V to 1.85 V.

Added rising POR level to Electrical Characteristics section.

Updated Minimum Load Capacitance ( $C_{LFXOL}$ ) Requirement For Safe Crystal Startup.

Added Gain error drift and Offset error drift to ADC table.

Added Opamp pinout overview.

Added reference to errata document.

Corrected QFN64 package drawing.

Updated PCB land pattern, solder mask and stencil design.

## A Disclaimer and Trademarks

### A.1 Disclaimer

*Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.*

### A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISO-modem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.