

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 15x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8sb20f32g-a-qfn24

1. Feature List

The EFM8SB2 highlighted features are listed below.

- · Core:
 - Pipelined CIP-51 Core
 - · Fully compatible with standard 8051 instruction set
 - 70% of instructions execute in 1-2 clock cycles
 - · 25 MHz maximum operating frequency
- · Memory:
 - Up to 64 kB flash memory, in-system re-programmable from firmware.
 - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- Power
 - · Internal LDO regulator for CPU core voltage
 - · Power-on reset circuit and brownout detectors
- I/O: Up to 24 total multifunction I/O pins:
 - · Flexible peripheral crossbar for peripheral routing
 - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- · Clock Sources:
 - Internal 20 MHz low power oscillator with ±10% accuracy
 - Internal 24.5 MHz precision oscillator with ±2% accuracy
 - External RTC 32 kHz crystal
 - · External crystal, RC, C, and CMOS clock options

- · Timers/Counters and PWM:
 - 32-bit Real Time Clock (RTC)
 - 6-channel programmable counter array (PCA) supporting PWM, capture/compare, and frequency output modes with watchdog timer function
 - · 4 x 16-bit general-purpose timers
- · Communications and Digital Peripherals:
 - UART
 - 2 x SPI™ Master / Slave
 - SMBus™/I2C™ Master / Slave
 - · External Memory Interface (EMIF)
 - 16-bit/32-bit CRC unit, supporting automatic CRC of flash at 1024-byte boundaries
- · Analog:
 - Programmable current reference (IREF0)
 - 10-Bit Analog-to-Digital Converter (ADC0)
 - · 2 x Low-current analog comparators
- · On-Chip, Non-Intrusive Debugging
 - · Full memory and register inspection
 - · Four hardware breakpoints, single-stepping
- · Pre-loaded UART bootloader
- Temperature range -40 to 85 °C
- Single power supply 1.8 to 3.6 V
- · QFP32, QFN32, and QFN24 packages

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8SB2 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing non-volatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Each device is specified for 1.8 to 3.6 V operation and is available in 24-pin QFN, 32-pin QFN, or 32-pin QFP packages. All package options are lead-free and RoHS compliant.

3. System Overview

3.1 Introduction




Figure 3.1. Detailed EFM8SB2 Block Diagram

External Memory Interface (EMIF0)

The External Memory Interface (EMIF) enables access of off-chip memories and memory-mapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) with the target address specified in either 8-bit or 16-bit formats.

- · Supports multiplexed memory access.
- · Four external memory modes:
 - · Internal only.
 - · Split mode without bank select.
 - · Split mode with bank select.
 - External only
- · Configurable ALE (address latch enable) timing.
- · Configurable address setup and hold times.
- · Configurable write and read pulse widths.

16/32-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit or 32-bit polynomial. CRC0 accepts a stream of 8-bit data and posts the result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC module includes the following features:

- Support for CCITT-16 polynomial (0x1021).
- Support for CRC-32 polynomial (0x04C11DB7).
- · Byte-level bit reversal.
- · Automatic CRC of flash contents on one or more 1024-byte blocks.
- Initial seed selection of 0x0000/0x00000000 or 0xFFFF/0xFFFFFFF.

3.7 Analog

Programmable Current Reference (IREF0)

The programmable current reference (IREF0) module enables current source or sink with two output current settings: Low Power Mode and High Current Mode. The maximum current output in Low Power Mode is 63 μ A (1 μ A steps) and the maximum current output in High Current Mode is 504 μ A (8 μ A steps).

The IREF module includes the following features:

- · Capable of sourcing or sinking current in programmable steps.
- Two operational modes: Low Power Mode and High Current Mode.

10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 10- and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 22 external inputs.
- · Single-ended 10-bit mode.
- · Supports an output update rate of 300 ksps samples per second.
- Operation in low power modes at lower conversion speeds.
- · Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- · Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- · Conversion complete and window compare interrupts supported.
- · Flexible output data formatting.
- Includes an internal 1.65 V fast-settling reference and support for external reference.
- · Integrated temperature sensor.

Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator module includes the following features:

- · Up to 12 external positive inputs.
- · Up to 11 external negative inputs.
- · Additional input options:
 - · Capacitive Sense Comparator output.
 - VDD.
 - · VDD divided by 2.
 - · Internal connection to LDO output.
 - · Direct connection to GND.
- · Synchronous and asynchronous outputs can be routed to pins via crossbar.
- Programmable hysteresis between 0 and +/-20 mV.
- · Programmable response time.
- · Interrupts generated on rising, falling, or both edges.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Sleep Mode Supply Current (RTC	I _{DD}	1.8 V, T = 25 °C	_	0.05	_	μA
off)		3.6 V, T = 25 °C	_	0.12	_	μA
		1.8 V, T = 85 °C	_	0.75	_	μA
		3.6 V, T = 85 °C	_	1.20	_	μA
V _{DD} Monitor Supply Current	I _{VMON}		_	7	_	μA
Oscillator Supply Current	I _{HFOSC0}	25 °C	_	300	_	μA
ADC0 Always-on Power Supply Current ⁷	I _{ADC}	300 ksps	_	800	_	μA
		V _{DD} = 3.0 V				
		Tracking	_	680	_	μA
		V _{DD} = 3.0 V				
Comparator 0 (CMP0) Supply Current	I _{CMP}	CPMD = 11	_	0.4	_	μA
		CPMD = 10	_	2.6	_	μA
		CPMD = 01	_	8.8	_	μA
		CPMD = 00	_	23	_	μA
Internal Fast-settling 1.65V ADC0 Reference, Always-on ⁸	I _{VREFFS}		_	200	_	μA
On-chip Precision Reference	I _{VREFP}		_	15	_	μA
Temp sensor Supply Current	I _{TSENSE}		_	35	_	μA
Programmable Current Reference (IREF0) Supply Current ⁹	I _{IREF}	Current Source, Either Power Mode, Any Output Code	_	10	_	μA
		Low Power Mode, Current Sink	_	1	_	μA
		IREF0DAT = 000001				
		Low Power Mode, Current Sink	_	11	_	μA
		IREF0DAT = 111111				
		High Current Mode, Current Sink	_	12	_	μA
		IREF0DAT = 000001				
		High Current Mode, Current Sink	_	81	_	μA
		IREF0DAT = 111111				

Parameter	Symbol	Conditions	Min	Typ	Max	Units
				J 1"		

Note:

- 1. Based on device characterization data; Not production tested.
- 2. SYSCLK must be at least 32 kHz to enable debugging.
- 3. Digital Supply Current depends upon the particular code being executed. The values in this table are obtained with the CPU executing an "sjmp \$" loop, which is the compiled form of a while(1) loop in C. One iteration requires 3 CPU clock cycles, and the flash memory is read on each cycle. The supply current will vary slightly based on the physical location of the sjmp instruction and the number of flash address lines that toggle as a result. In the worst case, current can increase by up to 30% if the sjmp loop straddles a 128-byte flash address boundary (e.g., 0x007F to 0x0080). Real-world code with larger loops and longer linear sequences will have few transitions across the 128-byte address boundaries.
- 4. Includes supply current from regulator and oscillator source (24.5 MHz high-frequency oscillator, 20 MHz low-power oscillator, or 32.768 kHz RTC oscillator).
- 5. IDD can be estimated for frequencies < 10 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range, then adding an offset of 90 μ A. When using these numbers to estimate I_{DD} for > 10 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 3.0 V; F = 20 MHz, I_{DD} = 4.1 mA (25 MHz 20 MHz) x 0.120 mA/MHz = 3.5 mA assuming the same oscillator setting.
- 6. Idle IDD can be estimated by taking the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: $V_{DD} = 3.0 \text{ V}$; F = 5 MHz, Idle $I_{DD} = 2.5 \text{ mA} (25 \text{ MHz} 5 \text{ MHz}) \times 0.095 \text{ mA/MHz} = 0.6 \text{ mA}$.
- 7. ADC0 always-on power excludes internal reference supply current.
- 8. The internal reference is enabled as-needed when operating the ADC in burst mode to save power.
- 9. IREF0 supply current only. Does not include current sourced or sunk from IREF0 output pin.

Table 4.3. Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Supply Monitor Threshold	V_{VDDM}	Reset Trigger	1.7	1.75	1.8	V
	V _{WARN}	Early Warning	1.8	1.85	1.9	V
VDD Supply Monitor Turn-On Time	t _{MON}		_	300	_	ns
Power-On Reset (POR) Monitor Threshold	V _{POR}	Initial Power-On (Rising Voltage on V _{DD})	_	0.75	_	V
		Falling Voltage on V _{DD}	0.7	0.8	0.9	V
		Brownout Recovery (Rising Voltage on V _{DD})	_	0.95	_	V
V _{DD} Ramp Time	t _{RMP}	Time to V _{DD} ≥ 1.8 V	_	_	3	ms
Reset Delay	t _{RST}	Time between release of reset source and code execution	_	10	_	μs
RST Low Time to Generate Reset	t _{RSTL}		15	_	_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t _{MCD}	F _{SYSCLK} > 1 MHz	100	650	1000	μs
Missing Clock Detector Trigger Frequency	F _{MCD}		_	7	10	kHz

Table 4.4. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time ¹	t _{WRITE}	One Byte	57	64	71	μs
Erase Time ¹	t _{ERASE}	One Page	28	32	36	ms

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Endurance (Write/Erase Cycles)	N _{WE}		1 k	30 k	_	Cycles

Note:

- 1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.
- 2. Data Retention Information is published in the Quarterly Quality and Reliability Report.

Table 4.5. Power Management Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Idle Mode Wake-up Time	t _{IDLEWK}		2	_	3	SYSCLKs
Suspend Mode Wake-up Time	t _{SUS} - PENDWK	CLKDIV = 0x00 Precision Osc.	_	400	_	ns
		CLKDIV = 0x00 Low Power Osc.	_	1.3	_	μs
Sleep Mode Wake-up Time	t _{SLEEPWK}		_	2	_	μs

Table 4.6. Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
High Frequency Oscillator 0 (24.5 MHz)							
Oscillator Frequency	f _{HFOSC0}	Full Temperature and Supply Range	24	24.5	25	MHz	
Low Power Oscillator (20 MHz)	Low Power Oscillator (20 MHz)						
Oscillator Frequency	f _{LPOSC}	Full Temperature and Supply Range	18	20	22	MHz	
RTC in Self-Oscillate Mode							
Oscillator Frequency	f _{LFOSC}	Bias Off	_	12 ± 5	_	kHz	
		Bias On	_	25 ± 10		kHz	

Table 4.7. Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f _{XTAL}		0.02	-	25	MHz

Table 4.8. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f _{CMOS}		0	_	25	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	tсмоsн		18	_	_	ns
External Input CMOS Clock Low Time	t _{CMOSL}		18	_	_	ns

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Temperature Coefficient	TC _{REFFS}		_	50	_	ppm/°C
Turn-on Time	t _{VREFFS}		_	_	1.5	μs
Power Supply Rejection	PSRR _{REF} FS		_	400	_	ppm/V
On-chip Precision Reference						
Output Voltage	V _{REFP}		1.645	1.68	1.715	V
Turn-on Time, settling to 0.5 LSB	t _{VREFP}	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	_	15	_	ms
		0.1 μF ceramic bypass on VREF pin	_	300	_	μs
		No bypass on VREF pin	_	25	_	μs
Load Regulation	LR _{VREFP}	Load = 0 to 200 µA to GND	_	400	_	μV / μΑ
Short-circuit current	ISC _{VREFP}		_	3.5	_	mA
Power Supply Rejection	PSRR _{VRE} FP		_	140	_	ppm/V
External Reference					1	
Input Voltage	V _{EXTREF}		1	_	V _{DD}	V
Input Current	I _{EXTREF}	Sample Rate = 300 ksps; VREF = 3.0 V	_	5.25	_	μА

Table 4.11. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V _{OFF}	T _A = 0 °C	_	940	_	mV
Offset Error ¹	E _{OFF}	T _A = 0 °C	_	18	_	mV
Slope	М		_	3.40	_	mV/°C
Slope Error ¹	E _M		_	40	_	μV/°C
Linearity			_	±1	_	°C
Turn-on Time	t _{PWR}		_	1.8	_	μs
Note:	'		1	1	1	1

Table 4.12. Comparators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CPMD = 00	t _{RESP0}	+100 mV Differential	_	130	_	ns
(Highest Speed)		-100 mV Differential	_	200	_	ns
Response Time, CPMD = 11 (Low-	t _{RESP3}	+100 mV Differential	_	1.75	_	μs
est Power)		-100 mV Differential	_	6.2	_	μs

1. Represents one standard deviation from the mean.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Offset Tempco	TC _{OFF}		_	3.5	_	μV/°C

Table 4.13. Programmable Current Reference (IREF0)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Static Performance						
Resolution	N _{bits}			6		bits
Output Compliance Range	V _{IOUT}	Low Power Mode, Source	0	_	V _{DD} – 0.4	V
		High Current Mode, Source	0	_	V _{DD} – 0.8	V
		Low Power Mode, Sink	0.3	_	V _{DD}	V
		High Current Mode, Sink	0.8	_	V _{DD}	V
Integral Nonlinearity	INL		_	<±0.2	±1.0	LSB
Differential Nonlinearity	DNL		_	<±0.2	±1.0	LSB
Offset Error	E _{OFF}		_	<±0.1	±0.5	LSB
Full Scale Error	E _{FS}	Low Power Mode, Source	_	_	±5	%
		High Current Mode, Source	_	_	±6	%
		Low Power Mode, Sink	_	_	±8	%
		High Current Mode, Sink	_	_	±8	%
Absolute Current Error	E _{ABS}	Low Power Mode Sourcing 20 µA	_	<±1	±3	%
Dynamic Performance				1		
Output Settling Time to 1/2 LSB	t _{SETTLE}		_	300	_	ns
Startup Time	t _{PWR}		_	1	_	μs
Note:	1	1	I	1		

Table 4.14. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output High Voltage (High Drive)	V _{OH}	I _{OH} = –3 mA	V _{DD} – 0.7	_	_	V
Output Low Voltage (High Drive)	V _{OL}	I _{OL} = 8.5 mA	_	_	0.6	V
Output High Voltage (Low Drive)	V _{OH}	I _{OH} = -1 mA	V _{DD} – 0.7	_	_	V
Output Low Voltage (Low Drive)	V _{OL}	I _{OL} = 1.4 mA	_	_	0.6	V
Input High Voltage	V _{IH}	V _{DD} = 2.0 to 3.6 V	V _{DD} – 0.6	_	_	V
		V _{DD} = 1.8 to 2.0 V	0.7 x V _{DD}	_	_	V
Input Low Voltage	V _{IL}	V _{DD} = 2.0 to 3.6 V	_	_	0.6	V
		V _{DD} = 1.8 to 2.0 V	_	_	0.3 x V _{DD}	V

^{1.} The PCA block may be used to improve IREF0 resolution by PWMing the two LSBs.

4.4 Typical Performance Curves




Figure 4.1. Typical Operating Supply Current (full supply voltage range)




Figure 4.2. Typical V_{OH} Curves




Figure 4.3. Typical V_{OL} Curves

5. Typical Connection Diagrams

5.1 Power

Figure 5.1 Power Connection Diagram on page 22 shows a typical connection diagram for the power pins of the EFM8SB2 devices.




Figure 5.1. Power Connection Diagram

5.2 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN203: "8-bit MCU Printed Circuit Board Design Notes" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

6. Pin Definitions

6.1 EFM8SB2x-QFN32 Pin Definitions




Figure 6.1. EFM8SB2x-QFN32 Pinout

Table 6.1. Pin Definitions for EFM8SB2x-QFN32

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number					
1	N/C	No Connection			
2	GND	Ground			
3	VDD	Supply Power Input			
4	N/C	No Connection			

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
6	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
7	P2.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
8	XTAL4	RTC Crystal			XTAL4
9	XTAL3	RTC Crystal			XTAL3
10	P1.6	Multifunction I/O	Yes		ADC0.14
					CMP0P.7
					CMP1P.7
11	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
					CMP0N.6
					CMP1N.6
12	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CMP0P.6
					CMP1P.6
13	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
				SPI1_NSS	CMP0N.5
					CMP1N.5
14	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
				SPI1_MOSI	CMP0P.5
					CMP1P.5
15	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
				SPI1_MISO	CMP0N.4
					CMP1N.4
16	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
				SPI1_SCK	CMP0P.4
					CMP1P.4
17	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	IREF0
				INT1.7	CMP0N.3
					CMP1N.3
18	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CMP0P.3
				INT0.6	CMP1P.3
				INT1.6	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
19	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0N.2
				INT1.5	CMP1N.2
20	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.2
				INT1.4	CMP1P.2
21	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	XTAL2
				INT0.3	CMP0N.1
				INT1.3	CMP1N.1
22	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.1
				INT1.2	CMP1P.1
					XTAL1
23	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	AGND
				INT1.1	CMP0N.0
					CMP1N.0
24	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP1P.0
					VREF
Center	GND	Ground			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
21	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
				SPI1_NSS	CMP0N.5
				EMIF_AD3	CMP1N.5
22	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
				SPI1_MOSI	CMP0P.5
				EMIF_AD2	CMP1P.5
23	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
				SPI1_MISO	CMP0N.4
				EMIF_AD1	CMP1N.4
24	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
				SPI1_SCK	CMP0P.4
				EMIF_AD0	CMP1P.4
25	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	IREF0
				INT1.7	CMP0N.3
					CMP1N.3
26	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CMP0P.3
				INT0.6	CMP1P.3
				INT1.6	
27	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0N.2
				INT1.5	CMP1N.2
28	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.2
				INT1.4	CMP1P.2
29	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	XTAL2
				INT0.3	CMP0N.1
				INT1.3	CMP1N.1
30	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.1
				INT1.2	CMP1P.1
					XTAL1

8. QFN24 Package Specifications

8.1 QFN24 Package Dimensions




Figure 8.1. QFN24 Package Drawing

Table 8.1. QFN24 Package Dimensions

Dimension	Min	Тур	Max	
A	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
b	0.18	0.25	0.30	
D	4.00 BSC			
D2	2.55	2.70	2.80	
е	0.50 BSC			
Е		4.00 BSC		
E2	2.55	2.70	2.80	
L	0.30	0.40	0.50	
L1	0.00	_	0.15	
ааа	_	_	0.15	

Dimension Min Max

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 2 x 2 array of 1.10 mm x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.3 QFN24 Package Marking




Figure 8.3. QFN24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- · YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

Dimension	Min	Тур	Max
bbb		0.20	
ccc		0.10	
ddd		0.20	
theta	0°	3.5°	7°

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MS-026, variation BBA.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

9.3 QFP32 Package Marking




Figure 9.3. QFP32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).