



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | EBI/EMI, I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 16 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 15x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-WFQFN Exposed Pad |
| Supplier Device Package | 24-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8sb20f32g-a-qfn24r |

2. Ordering Information




Figure 2.1. EFM8SB2 Part Numbering

All EFM8SB2 family members have the following features:

- CIP-51 Core running up to 25 MHz
- Three Internal Oscillators (24.5 MHz, 20 MHz, and 16 kHz)
- SMBus / I2C
- 2 x SPI
- UART
- 6-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- 4 16-bit Timers
- 2 Analog Comparators
- 6-bit programmable current reference
- 10-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- Low-current 32 kHz oscillator and Real Time Clock
- 16-bit CRC Unit
- Pre-loaded UART bootloader

In addition to these features, each part number in the EFM8SB2 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 2.1. Product Selection Guide

| Ordering Part Number | Flash Memory (kB) | RAM (Bytes) | Digital Port I/Os (Total) | ADC Channels | Comparator Inputs | Pb-free (RoHS Compliant) | Temperature Range | Package |
|----------------------|-------------------|-------------|---------------------------|--------------|-------------------|--------------------------|-------------------|---------|
| EFM8SB20F64G-A-QFN32 | 64 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFN32 |
| EFM8SB20F64G-A-QFP32 | 64 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFP32 |
| EFM8SB20F64G-A-QFN24 | 64 | 4352 | 16 | 15 | 8 | Yes | -40 to +85 C | QFN24 |
| EFM8SB20F32G-A-QFN32 | 32 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFN32 |
| EFM8SB20F32G-A-QFP32 | 32 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFP32 |
| EFM8SB20F32G-A-QFN24 | 32 | 4352 | 16 | 15 | 8 | Yes | -40 to +85 C | QFN24 |

| Ordering Part Number | Flash Memory (kB) | RAM (Bytes) | Digital Port I/Os (Total) | ADC Channels | Comparator Inputs | Pb-free (RoHS Compliant) | Temperature Range | Package |
|----------------------|-------------------|-------------|---------------------------|--------------|-------------------|--------------------------|-------------------|---------|
| EFM8SB20F16G-A-QFN24 | 16 | 4352 | 16 | 15 | 8 | Yes | -40 to +85 C | QFN24 |

3. System Overview

3.1 Introduction




Figure 3.1. Detailed EFM8SB2 Block Diagram

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- External reset pin
- Comparator reset
- Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- Watchdog timer reset
- Missing clock detector reset
- Flash error reset
- RTC0 alarm or oscillator failure

3.9 Debugging

The EFM8SB2 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

3.10 Bootloader

All devices come pre-programmed with a UART bootloader. This bootloader resides in flash and can be erased if it is not needed.

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in [Table 4.1 Recommended Operating Conditions on page 11](#), unless stated otherwise.

Table 4.1. Recommended Operating Conditions

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-----------------------|-------------------|-----|-----|-----|------|
| Operating Supply Voltage on VDD | V _{DD} | | 1.8 | 2.4 | 3.6 | V |
| Minimum RAM Data Retention Voltage on VDD ¹ | V _{RAM} | Not in Sleep Mode | — | 1.4 | — | V |
| | | Sleep Mode | — | 0.3 | 0.5 | V |
| System Clock Frequency | f _{SYSCLOCK} | | 0 | — | 25 | MHz |
| Operating Ambient Temperature | T _A | | −40 | — | 85 | °C |

Note:

1. All voltages with respect to GND.

Table 4.2. Power Consumption

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
|---|---------------------|--|-----|------|-----|--------|
| Digital Supply Current | | | | | | |
| Normal Mode supply current - Full speed with code executing from flash ^{3, 4, 5} | I _{DD} | V _{DD} = 1.8–3.6 V, f _{SYSCLOCK} = 24.5 MHz | — | 4.1 | 5.0 | mA |
| | | V _{DD} = 1.8–3.6 V, f _{SYSCLOCK} = 20 MHz | — | 3.5 | — | mA |
| | | V _{DD} = 1.8–3.6 V, f _{SYSCLOCK} = 32.768 kHz | — | 90 | — | μA |
| Normal Mode supply current frequency sensitivity ^{1, 3, 5} | I _{DDFREQ} | V _{DD} = 1.8–3.6 V, T = 25 °C, f _{SYSCLOCK} < 14 MHz | — | 226 | — | μA/MHz |
| | | V _{DD} = 1.8–3.6 V, T = 25 °C, f _{SYSCLOCK} > 14 MHz | — | 120 | — | μA/MHz |
| Idle Mode supply current - Core halted with peripherals running ^{4, 6} | I _{DD} | V _{DD} = 1.8–3.6 V, f _{SYSCLOCK} = 24.5 MHz | — | 2.5 | 3.0 | mA |
| | | V _{DD} = 1.8–3.6 V, f _{SYSCLOCK} = 20 MHz | — | 1.8 | — | mA |
| | | V _{DD} = 1.8–3.6 V, f _{SYSCLOCK} = 32.768 kHz | — | 84 | — | μA |
| Idle Mode Supply Current Frequency Sensitivity ^{1, 6} | I _{DDFREQ} | V _{DD} = 1.8–3.6 V, T = 25 °C | — | 95 | — | μA/MHz |
| Suspend Mode Supply Current | I _{DD} | V _{DD} = 1.8–3.6 V | — | 77 | — | μA |
| Sleep Mode Supply Current with RTC running from 32.768 kHz crystal | I _{DD} | 1.8 V, T = 25 °C | — | 0.60 | — | μA |
| | | 3.6 V, T = 25 °C | — | 0.85 | — | μA |
| | | 1.8 V, T = 85 °C | — | 1.30 | — | μA |
| | | 3.6 V, T = 85 °C | — | 1.90 | — | μA |

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
|--|--------|------------|-----|-----|-----|-------|
| Note: <ol style="list-style-type: none"> 1. Based on device characterization data; Not production tested. 2. SYSCLK must be at least 32 kHz to enable debugging. 3. Digital Supply Current depends upon the particular code being executed. The values in this table are obtained with the CPU executing an “sjmp \$” loop, which is the compiled form of a while(1) loop in C. One iteration requires 3 CPU clock cycles, and the flash memory is read on each cycle. The supply current will vary slightly based on the physical location of the sjmp instruction and the number of flash address lines that toggle as a result. In the worst case, current can increase by up to 30% if the sjmp loop straddles a 128-byte flash address boundary (e.g., 0x007F to 0x0080). Real-world code with larger loops and longer linear sequences will have few transitions across the 128-byte address boundaries. 4. Includes supply current from regulator and oscillator source (24.5 MHz high-frequency oscillator, 20 MHz low-power oscillator, or 32.768 kHz RTC oscillator). 5. IDD can be estimated for frequencies < 10 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range, then adding an offset of 90 μA. When using these numbers to estimate I_{DD} for > 10 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 3.0 V; F = 20 MHz, I_{DD} = 4.1 mA – (25 MHz – 20 MHz) x 0.120 mA/MHz = 3.5 mA assuming the same oscillator setting. 6. Idle IDD can be estimated by taking the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 3.0 V; F = 5 MHz, Idle I_{DD} = 2.5 mA – (25 MHz – 5 MHz) x 0.095 mA/MHz = 0.6 mA. 7. ADC0 always-on power excludes internal reference supply current. 8. The internal reference is enabled as-needed when operating the ADC in burst mode to save power. 9. IREF0 supply current only. Does not include current sourced or sunk from IREF0 output pin. | | | | | | |

Table 4.3. Reset and Supply Monitor

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|-------------------|---|-----|------|------|---------|
| VDD Supply Monitor Threshold | V _{VDDM} | Reset Trigger | 1.7 | 1.75 | 1.8 | V |
| | V _{WARN} | Early Warning | 1.8 | 1.85 | 1.9 | V |
| VDD Supply Monitor Turn-On Time | t _{MON} | | — | 300 | — | ns |
| Power-On Reset (POR) Monitor Threshold | V _{POR} | Initial Power-On (Rising Voltage on V _{DD}) | — | 0.75 | — | V |
| | | Falling Voltage on V _{DD} | 0.7 | 0.8 | 0.9 | V |
| | | Brownout Recovery (Rising Voltage on V _{DD}) | — | 0.95 | — | V |
| V _{DD} Ramp Time | t _{RMP} | Time to V _{DD} ≥ 1.8 V | — | — | 3 | ms |
| Reset Delay | t _{RST} | Time between release of reset source and code execution | — | 10 | — | μ s |
| RST Low Time to Generate Reset | t _{RSTL} | | 15 | — | — | μ s |
| Missing Clock Detector Response Time (final rising edge to reset) | t _{MCD} | F _{SYSCLK} > 1 MHz | 100 | 650 | 1000 | μ s |
| Missing Clock Detector Trigger Frequency | F _{MCD} | | — | 7 | 10 | kHz |

Table 4.4. Flash Memory

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
|-------------------------|--------------------|----------------|-----|-----|-----|---------|
| Write Time ¹ | t _{WRITE} | One Byte | 57 | 64 | 71 | μ s |
| Erase Time ¹ | t _{ERASE} | One Page | 28 | 32 | 36 | ms |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|-----------------------------------|----------------|---|-------|------|----------|---------|
| Temperature Coefficient | TC_{REFFS} | | — | 50 | — | ppm/°C |
| Turn-on Time | t_{VREFFS} | | — | — | 1.5 | μs |
| Power Supply Rejection | $PSRR_{REFFS}$ | | — | 400 | — | ppm/V |
| On-chip Precision Reference | | | | | | |
| Output Voltage | V_{REFP} | | 1.645 | 1.68 | 1.715 | V |
| Turn-on Time, settling to 0.5 LSB | t_{VREFP} | 4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin | — | 15 | — | ms |
| | | 0.1 μF ceramic bypass on VREF pin | — | 300 | — | μs |
| | | No bypass on VREF pin | — | 25 | — | μs |
| Load Regulation | LR_{VREFP} | Load = 0 to 200 μA to GND | — | 400 | — | μV / μA |
| Short-circuit current | ISC_{VREFP} | | — | 3.5 | — | mA |
| Power Supply Rejection | $PSRR_{VREFP}$ | | — | 140 | — | ppm/V |
| External Reference | | | | | | |
| Input Voltage | V_{EXTREF} | | 1 | — | V_{DD} | V |
| Input Current | I_{EXTREF} | Sample Rate = 300 ksps; VREF = 3.0 V | — | 5.25 | — | μA |

Table 4.11. Temperature Sensor

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|-----------|---------------------|-----|------|-----|-------|
| Offset | V_{OFF} | $T_A = 0\text{ °C}$ | — | 940 | — | mV |
| Offset Error ¹ | E_{OFF} | $T_A = 0\text{ °C}$ | — | 18 | — | mV |
| Slope | M | | — | 3.40 | — | mV/°C |
| Slope Error ¹ | E_M | | — | 40 | — | μV/°C |
| Linearity | | | — | ±1 | — | °C |
| Turn-on Time | t_{PWR} | | — | 1.8 | — | μs |
| Note: 1. Represents one standard deviation from the mean. | | | | | | |

Table 4.12. Comparators

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-------------|----------------------|-----|------|-----|------|
| Response Time, CPMD = 00 (Highest Speed) | t_{RESP0} | +100 mV Differential | — | 130 | — | ns |
| | | –100 mV Differential | — | 200 | — | ns |
| Response Time, CPMD = 11 (Lowest Power) | t_{RESP3} | +100 mV Differential | — | 1.75 | — | μs |
| | | –100 mV Differential | — | 6.2 | — | μs |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|--------------------|------------------------|-------|------|-----------------------|------|
| Positive Hysteresis Mode 0 (CPMD = 00) | HYS _{CP+} | CPHYP = 00 | — | 0.4 | — | mV |
| | | CPHYP = 01 | — | 8 | — | mV |
| | | CPHYP = 10 | — | 16 | — | mV |
| | | CPHYP = 11 | — | 32 | — | mV |
| Negative Hysteresis Mode 0 (CPMD = 00) | HYS _{CP-} | CPHYN = 00 | — | -0.4 | — | mV |
| | | CPHYN = 01 | — | -8 | — | mV |
| | | CPHYN = 10 | — | -16 | — | mV |
| | | CPHYN = 11 | — | -32 | — | mV |
| Positive Hysteresis Mode 1 (CPMD = 01) | HYS _{CP+} | CPHYP = 00 | — | 0.5 | — | mV |
| | | CPHYP = 01 | — | 6 | — | mV |
| | | CPHYP = 10 | — | 12 | — | mV |
| | | CPHYP = 11 | — | 24 | — | mV |
| Negative Hysteresis Mode 1 (CPMD = 01) | HYS _{CP-} | CPHYN = 00 | — | -0.5 | — | mV |
| | | CPHYN = 01 | — | -6 | — | mV |
| | | CPHYN = 10 | — | -12 | — | mV |
| | | CPHYN = 11 | — | -24 | — | mV |
| Positive Hysteresis Mode 2 (CPMD = 10) | HYS _{CP+} | CPHYP = 00 | — | 0.7 | — | mV |
| | | CPHYP = 01 | — | 4.5 | — | mV |
| | | CPHYP = 10 | — | 9 | — | mV |
| | | CPHYP = 11 | — | 18 | — | mV |
| Negative Hysteresis Mode 2 (CPMD = 10) | HYS _{CP-} | CPHYN = 00 | — | -0.6 | — | mV |
| | | CPHYN = 01 | — | -4.5 | — | mV |
| | | CPHYN = 10 | — | -9 | — | mV |
| | | CPHYN = 11 | — | -18 | — | mV |
| Positive Hysteresis Mode 3 (CPMD = 11) | HYS _{CP+} | CPHYP = 00 | — | 1.5 | — | mV |
| | | CPHYP = 01 | — | 4 | — | mV |
| | | CPHYP = 10 | — | 8 | — | mV |
| | | CPHYP = 11 | — | 16 | — | mV |
| Negative Hysteresis Mode 3 (CPMD = 11) | HYS _{CP-} | CPHYN = 00 | — | -1.5 | — | mV |
| | | CPHYN = 01 | — | -4 | — | mV |
| | | CPHYN = 10 | — | -8 | — | mV |
| | | CPHYN = 11 | — | -16 | — | mV |
| Input Range (CP+ or CP-) | V _{IN} | | -0.25 | — | V _{DD} +0.25 | V |
| Input Pin Capacitance | C _{CP} | | — | 12 | — | pF |
| Common-Mode Rejection Ratio | CMRR _{CP} | | — | 70 | — | dB |
| Power Supply Rejection Ratio | PSRR _{CP} | | — | 72 | — | dB |
| Input Offset Voltage | V _{OFF} | T _A = 25 °C | -10 | 0 | 10 | mV |

4.4 Typical Performance Curves




Figure 4.1. Typical Operating Supply Current (full supply voltage range)




Figure 4.2. Typical V_{OH} Curves

6. Pin Definitions

6.1 EFM8SB2x-QFN32 Pin Definitions




Figure 6.1. EFM8SB2x-QFN32 Pinout

Table 6.1. Pin Definitions for EFM8SB2x-QFN32

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|--------------------|---------------------|------------------------------|------------------|
| 1 | N/C | No Connection | | | |
| 2 | GND | Ground | | | |
| 3 | VDD | Supply Power Input | | | |
| 4 | N/C | No Connection | | | |

6.2 EFM8SB2x-QFN24 Pin Definitions




Figure 6.2. EFM8SB2x-QFN24 Pinout

Table 6.2. Pin Definitions for EFM8SB2x-QFN24

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|--------------------|---------------------|------------------------------|------------------|
| 1 | N/C | No Connection | | | |
| 2 | GND | Ground | | | |
| 3 | VDD | Supply Power Input | | | |
| 4 | N/C | No Connection | | | |
| 5 | N/C | No Connection | | | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|---------------------------------------|---------------------------------------|
| 19 | P0.5 | Multifunction I/O | Yes | P0MAT.5 INT0.5 INT1.5 | ADC0.5 CMP0N.2 CMP1N.2 |
| 20 | P0.4 | Multifunction I/O | Yes | P0MAT.4 INT0.4 INT1.4 | ADC0.4 CMP0P.2 CMP1P.2 |
| 21 | P0.3 | Multifunction I/O | Yes | P0MAT.3 EXTCLK INT0.3 INT1.3 | ADC0.3 XTAL2 CMP0N.1 CMP1N.1 |
| 22 | P0.2 | Multifunction I/O | Yes | P0MAT.2 INT0.2 INT1.2 | ADC0.2 CMP0P.1 CMP1P.1 XTAL1 |
| 23 | P0.1 | Multifunction I/O | Yes | P0MAT.1 INT0.1 INT1.1 | ADC0.1 AGND CMP0N.0 CMP1N.0 |
| 24 | P0.0 | Multifunction I/O | Yes | P0MAT.0 INT0.0 INT1.0 | ADC0.0 CMP0P.0 CMP1P.0 VREF |
| Center | GND | Ground | | | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|------------------------------|---------------------------------|
| 8 | P2.6 | Multifunction I/O | Yes | EMIF_WRb | ADC0.22 CMP0P.11 CMP1P.11 |
| 9 | XTAL4 | RTC Crystal | | | XTAL4 |
| 10 | XTAL3 | RTC Crystal | | | XTAL3 |
| 11 | P2.5 | Multifunction I/O | Yes | EMIF_RDb | ADC0.21 CMP0N.10 CMP1N.10 |
| 12 | P2.4 | Multifunction I/O | Yes | EMIF_ALE | ADC0.20 CMP0P.10 CMP1P.10 |
| 13 | P2.3 | Multifunction I/O | Yes | EMIF_A11 | ADC0.19 CMP0N.9 CMP1N.9 |
| 14 | P2.2 | Multifunction I/O | Yes | EMIF_A10 | ADC0.18 CMP0P.9 CMP1P.9 |
| 15 | P2.1 | Multifunction I/O | Yes | EMIF_A9 | ADC0.17 CMP0N.8 CMP1N.8 |
| 16 | P2.0 | Multifunction I/O | Yes | EMIF_A8 | ADC0.16 CMP0P.8 CMP1P.8 |
| 17 | P1.7 | Multifunction I/O | Yes | P1MAT.7 EMIF_AD7 | ADC0.15 CMP0N.7 CMP1N.7 |
| 18 | P1.6 | Multifunction I/O | Yes | P1MAT.6 EMIF_AD6 | ADC0.14 CMP0P.7 CMP1P.7 |
| 19 | P1.5 | Multifunction I/O | Yes | P1MAT.5 EMIF_AD5 | ADC0.13 CMP0N.6 CMP1N.6 |
| 20 | P1.4 | Multifunction I/O | Yes | P1MAT.4 EMIF_AD4 | ADC0.12 CMP0P.6 CMP1P.6 |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|---------------------------------------|---------------------------------------|
| 21 | P1.3 | Multifunction I/O | Yes | P1MAT.3 SPI1_NSS EMIF_AD3 | ADC0.11 CMP0N.5 CMP1N.5 |
| 22 | P1.2 | Multifunction I/O | Yes | P1MAT.2 SPI1_MOSI EMIF_AD2 | ADC0.10 CMP0P.5 CMP1P.5 |
| 23 | P1.1 | Multifunction I/O | Yes | P1MAT.1 SPI1_MISO EMIF_AD1 | ADC0.9 CMP0N.4 CMP1N.4 |
| 24 | P1.0 | Multifunction I/O | Yes | P1MAT.0 SPI1_SCK EMIF_AD0 | ADC0.8 CMP0P.4 CMP1P.4 |
| 25 | P0.7 | Multifunction I/O | Yes | P0MAT.7 INT0.7 INT1.7 | ADC0.7 IREF0 CMP0N.3 CMP1N.3 |
| 26 | P0.6 | Multifunction I/O | Yes | P0MAT.6 CNVSTR INT0.6 INT1.6 | ADC0.6 CMP0P.3 CMP1P.3 |
| 27 | P0.5 | Multifunction I/O | Yes | P0MAT.5 INT0.5 INT1.5 | ADC0.5 CMP0N.2 CMP1N.2 |
| 28 | P0.4 | Multifunction I/O | Yes | P0MAT.4 INT0.4 INT1.4 | ADC0.4 CMP0P.2 CMP1P.2 |
| 29 | P0.3 | Multifunction I/O | Yes | P0MAT.3 EXTCLK INT0.3 INT1.3 | ADC0.3 XTAL2 CMP0N.1 CMP1N.1 |
| 30 | P0.2 | Multifunction I/O | Yes | P0MAT.2 INT0.2 INT1.2 | ADC0.2 CMP0P.1 CMP1P.1 XTAL1 |

| Dimension | Min | Typ | Max |
|-----------|-----|-----|------|
| bbb | — | — | 0.10 |
| ddd | — | — | 0.05 |
| eee | — | — | 0.08 |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC Solid State Outline MO-220, variation VHHD except for custom features D2, E2, and L which are toleranced per supplier designation.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

7.3 QFN32 Package Marking



Figure 7.3. QFN32 Package Marking

The package marking consists of:

- P P P P P P P P – The part number designation.
- T T T T T T T – A trace or manufacturing code.
- Y Y – The last 2 digits of the assembly year.
- W W – The 2-digit workweek when the device was assembled.
- # – The device revision (A, B, etc.).

8.2 QFN24 PCB Land Pattern




Figure 8.2. QFN24 PCB Land Pattern Drawing

Table 8.2. QFN24 PCB Land Pattern Dimensions

| Dimension | Min | Max |
|-----------|----------|------|
| C1 | 3.90 | 4.00 |
| C2 | 3.90 | 4.00 |
| E | 0.50 BSC | |
| X1 | 0.20 | 0.30 |
| X2 | 2.70 | 2.80 |
| Y1 | 0.65 | 0.75 |
| Y2 | 2.70 | 2.80 |

| Dimension | Min | Typ | Max |
|-----------|------|------|-----|
| bbb | 0.20 | | |
| ccc | 0.10 | | |
| ddd | 0.20 | | |
| theta | 0° | 3.5° | 7° |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MS-026, variation BBA.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

9.3 QFP32 Package Marking




Figure 9.3. QFP32 Package Marking

The package marking consists of:

- P P P P P P P P – The part number designation.
- T T T T T T – A trace or manufacturing code.
- Y Y – The last 2 digits of the assembly year.
- W W – The 2-digit workweek when the device was assembled.
- # – The device revision (A, B, etc.).

| | |
|--------------------------------------|-----------|
| 9.2 QFP32 PCB Land Pattern | .44 |
| 9.3 QFP32 Package Marking | .45 |
| Table of Contents | 46 |