Welcome to <u>E-XFL.COM</u>

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Discontinued at Digi-Key |
|----------------------------|---|
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | EBI/EMI, I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 24 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | · |
| RAM Size | 4.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 23x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-VFQFN Exposed Pad |
| Supplier Device Package | 32-QFN (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8sb20f32g-a-qfn32r |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2. Ordering Information




Figure 2.1. EFM8SB2 Part Numbering

All EFM8SB2 family members have the following features:

- · CIP-51 Core running up to 25 MHz
- Three Internal Oscillators (24.5 MHz, 20 MHz, and 16 kHz)
- SMBus / I2C
- 2 x SPI
- UART
- · 6-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- 4 16-bit Timers
- 2 Analog Comparators
- 6-bit programmable current reference
- · 10-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- Low-current 32 kHz oscillator and Real Time Clock
- 16-bit CRC Unit
- Pre-loaded UART bootloader

In addition to these features, each part number in the EFM8SB2 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 2.1. Product Selection Guide

| Ordering Part Number | Flash Memory (kB) | RAM (Bytes) | Digital Port I/Os (Total) | ADC Channels | Comparator Inputs | Pb-free (RoHS Compliant) | Temperature Range | Package |
|-------------------------|----------------------|-------------|------------------------------|--------------|----------------------|-----------------------------|----------------------|---------|
| EFM8SB20F64G-A-QFN32 | 64 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFN32 |
| EFM8SB20F64G-A-QFP32 | 64 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFP32 |
| EFM8SB20F64G-A-QFN24 | 64 | 4352 | 16 | 15 | 8 | Yes | -40 to +85 C | QFN24 |
| EFM8SB20F32G-A-QFN32 | 32 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFN32 |
| EFM8SB20F32G-A-QFP32 | 32 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFP32 |
| EFM8SB20F32G-A-QFN24 | 32 | 4352 | 16 | 15 | 8 | Yes | -40 to +85 C | QFN24 |

EFM8SB2 Data Sheet Ordering Information

| Ordering Part Number | Flash Memory (kB) | RAM (Bytes) | Digital Port I/Os (Total) | ADC Channels | Comparator Inputs | Pb-free (RoHS Compliant) | Temperature Range | Package |
|-------------------------|----------------------|-------------|------------------------------|--------------|----------------------|-----------------------------|----------------------|---------|
| EFM8SB20F16G-A-QFN24 | 16 | 4352 | 16 | 15 | 8 | Yes | -40 to +85 C | QFN24 |

3. System Overview

3.1 Introduction




Figure 3.1. Detailed EFM8SB2 Block Diagram

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

| Power Mode | Details | Mode Entry | Wake-Up Sources |
|------------|--|--|---|
| Normal | Core and all peripherals clocked and fully operational | — | — |
| Idle | Core halted All peripherals clocked and fully operational Code resumes execution on wake event | Set IDLE bit in PCON0 | Any interrupt |
| Suspend | Core and digital peripherals halted Internal oscillators disabled Code resumes execution on wake event | 1. Switch SYSCLK to HFOSC0 or LPOSC0 2. Set SUSPEND bit in PMU0CF | RTC0 Alarm Event RTC0 Fail Event Port Match Event Comparator 0 Rising Edge |
| Sleep | Most internal power nets shut down Select circuits remain powered Pins retain state All RAM and SFRs retain state Code resumes execution on wake event | Disable unused ana- log peripherals Set SLEEP bit in PMU0CF | RTC0 Alarm Event RTC0 Fail Event Port Match Event Comparator 0 Rising Edge |

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.6 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pin P2.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P2.7.

- Up to 24 multi-functions I/O pins, supporting digital and analog functions.
- Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each pin.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- · Up to 16 direct-pin interrupt sources with shared interrupt vector (Port Match).

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 20 MHz low power oscillator divided by 8.

- Provides clock to core and peripherals.
- 20 MHz low power oscillator (LPOSC0), accurate to +/- 10% over supply and temperature corners.
- 24.5 MHz internal oscillator (HFOSC0), accurate to +/- 2% over supply and temperature corners.
- External RTC 32 kHz crystal.
- External RC, C, CMOS, and high-frequency crystal clock options (EXTCLK).
- Clock divider with eight settings for flexible clock scaling: Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.

3.5 Counters/Timers and PWM

Real Time Clock (RTC0)

The RTC is an ultra low power, 36 hour 32-bit independent time-keeping Real Time Clock with alarm. The RTC has a dedicated 32 kHz oscillator. No external resistor or loading capacitors are required, and a missing clock detector features alerts the system if the external crystal fails. The on-chip loading capacitors are programmable to 16 discrete levels allowing compatibility with a wide range of crystals.

The RTC module includes the following features:

- Up to 36 hours (32-bit) of independent time keeping.
- Support for external 32 kHz crystal or internal self-oscillate mode.
- · Internal crystal loading capacitors with 16 levels.
- Operation in the lowest power mode and across the full supported voltage range.
- Alarm and oscillator failure events to wake from the lowest power mode or reset the device.

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base.
- · Programmable clock divisor and clock source selection.
- Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (edge-aligned operation).
- Frequency output mode.
- · Capture on rising, falling or any edge.
- · Compare function for arbitrary waveform generation.
- · Software timer (internal compare) mode.
- · Integrated watchdog timer.

Timers (Timer 0, Timer 1, Timer 2, and Timer 3)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- 8-bit auto-reload counter/timer mode
- · 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2 and Timer 3 are 16-bit timers including the following features:

- · Clock sources include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
- 16-bit auto-reload timer mode
- · Dual 8-bit auto-reload timer mode
- · Comparator 0 or RTC0 capture (Timer 2)
- · Comparator 1 or EXTCLK/8 capture (Timer 3)

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) integrated within the PCA0 peripheral. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software. The state of the RSTb pin is unaffected by this reset.

The Watchdog Timer integrated in the PCA0 peripheral has the following features:

- Programmable timeout interval
- Runs from the selected PCA clock source
- Automatically enabled after any system reset

3.6 Communications and Other Digital Peripherals

Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive)
- 8- or 9-bit data
- Automatic start and stop generation

Serial Peripheral Interface (SPI0 and SPI1)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disable to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

The SPI module includes the following features:

- Supports 3- or 4-wire operation in master or slave modes.
- Supports external clock frequencies up to SYSCLK / 2 in master mode and SYSCLK / 10 in slave mode.
- Support for four clock phase and polarity options.
- 8-bit dedicated clock clock rate generator.
- Support for multiple masters on the same data lines.

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds.
- · Support for master, slave, and multi-master modes.
- Hardware synchronization and arbitration for multi-master mode.
- · Clock low extending (clock stretching) to interface with faster masters.
- Hardware support for 7-bit slave and general call address recognition.
- Firmware support for 10-bit slave address decoding.
- · Ability to inhibit all slave states.
- Programmable data setup/hold times.

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- · Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- · External port pins are forced to a known state.
- · Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- · External reset pin
- · Comparator reset
- · Software-triggered reset
- · Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- Flash error reset
- · RTC0 alarm or oscillator failure

3.9 Debugging

The EFM8SB2 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

3.10 Bootloader

All devices come pre-programmed with a UART bootloader. This bootloader resides in flash and can be erased if it is not needed.

| Table | 4.9. | ADC |
|-------|------|-----|
|-------|------|-----|

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|---|---------------------|-------------------------------------|-----|-------|----------------------|--------|
| Resolution | N _{bits} | | | 10 | | Bits |
| Throughput Rate | f _S | | | | 300 | ksps |
| Tracking Time | t _{TRK} | | 1.5 | _ | _ | μs |
| Power-On Time | t _{PWR} | | 1.5 | _ | _ | μs |
| SAR Clock Frequency | f _{SAR} | High Speed Mode, | | _ | 8.33 | MHz |
| Conversion Time | T _{CNV} | | 13 | _ | _ | Clocks |
| Sample/Hold Capacitor | C _{SAR} | Gain = 1 | | 30 | _ | pF |
| | | Gain = 0.5 | | 28 | _ | pF |
| Input Pin Capacitance | C _{IN} | | _ | 20 | _ | pF |
| Input Mux Impedance | R _{MUX} | | _ | 5 | _ | kΩ |
| Voltage Reference Range | V _{REF} | | 1 | _ | V _{DD} | V |
| Input Voltage Range ¹ | V _{IN} | Gain = 1 | 0 | _ | V _{REF} | V |
| | | Gain = 0.5 | 0 | _ | 2 x V _{REF} | V |
| Power Supply Rejection Ratio | PSRR _{ADC} | Internal High Speed VREF | | 67 | _ | dB |
| | | External VREF | _ | 74 | _ | dB |
| DC Performance | | | | | 1 | |
| Integral Nonlinearity | INL | | _ | ±0.5 | ±1 | LSB |
| Differential Nonlinearity (Guaran- teed Monotonic) | DNL | | — | ±0.5 | ±1 | LSB |
| Offset Error | E _{OFF} | VREF = 1.65 V | -2 | 0 | 2 | LSB |
| Offset Temperature Coefficient | TC _{OFF} | | _ | 0.004 | _ | LSB/°C |
| Slope Error | E _M | | _ | ±0.06 | ±0.24 | % |
| Dynamic Performance 10 kHz Sine | Wave Input | 1dB below full scale, Max throughpu | ut | | 1 | |
| Signal-to-Noise | SNR | | 54 | 58 | _ | dB |
| Signal-to-Noise Plus Distortion | SNDR | | 54 | 58 | _ | dB |
| Total Harmonic Distortion (Up to 5th Harmonic) | THD | | — | -73 | - | dB |
| Spurious-Free Dynamic Range | SFDR | | | 75 | _ | dB |

Table 4.10. Voltage References

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit | | |
|----------------------------------|--------------------|----------------|------|------|------|------|--|--|
| Internal Fast Settling Reference | | | | | | | | |
| Output Voltage | V _{REFFS} | | 1.60 | 1.65 | 1.70 | V | | |

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|------------------------------|--------------------|------------------------|-------|------|-----------------------|------|
| Positive Hysterisis | HYS _{CP+} | CPHYP = 00 | _ | 0.4 | _ | mV |
| Mode 0 (CPMD = 00) | | CPHYP = 01 | _ | 8 | _ | mV |
| | | CPHYP = 10 | _ | 16 | _ | mV |
| | | CPHYP = 11 | _ | 32 | _ | mV |
| Negative Hysterisis | HYS _{CP-} | CPHYN = 00 | _ | -0.4 | _ | mV |
| Mode 0 (CPMD = 00) | | CPHYN = 01 | — | -8 | — | mV |
| | | CPHYN = 10 | — | -16 | — | mV |
| | | CPHYN = 11 | _ | -32 | — | mV |
| Positive Hysterisis | HYS _{CP+} | CPHYP = 00 | — | 0.5 | — | mV |
| Mode 1 (CPMD = 01) | | CPHYP = 01 | _ | 6 | — | mV |
| | | CPHYP = 10 | _ | 12 | — | mV |
| | | CPHYP = 11 | — | 24 | — | mV |
| Negative Hysterisis | HYS _{CP-} | CPHYN = 00 | | -0.5 | _ | mV |
| Mode 1 (CPMD = 01) | | CPHYN = 01 | _ | -6 | _ | mV |
| | | CPHYN = 10 | — | -12 | — | mV |
| | | CPHYN = 11 | _ | -24 | _ | mV |
| Positive Hysterisis | HYS _{CP+} | CPHYP = 00 | _ | 0.7 | _ | mV |
| Mode 2 (CPMD = 10) | | CPHYP = 01 | _ | 4.5 | _ | mV |
| | | CPHYP = 10 | _ | 9 | _ | mV |
| | | CPHYP = 11 | _ | 18 | _ | mV |
| Negative Hysterisis | HYS _{CP-} | CPHYN = 00 | | -0.6 | _ | mV |
| Mode 2 (CPMD = 10) | | CPHYN = 01 | — | -4.5 | — | mV |
| | | CPHYN = 10 | _ | -9 | — | mV |
| | | CPHYN = 11 | _ | -18 | _ | mV |
| Positive Hysteresis | HYS _{CP+} | CPHYP = 00 | _ | 1.5 | _ | mV |
| Mode 3 (CPMD = 11) | | CPHYP = 01 | _ | 4 | — | mV |
| | | CPHYP = 10 | — | 8 | — | mV |
| | | CPHYP = 11 | — | 16 | — | mV |
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | — | -1.5 | — | mV |
| Mode 3 (CPMD = 11) | | CPHYN = 01 | — | -4 | — | mV |
| | | CPHYN = 10 | _ | -8 | _ | mV |
| | | CPHYN = 11 | — | -16 | — | mV |
| Input Range (CP+ or CP-) | V _{IN} | | -0.25 | — | V _{DD} +0.25 | V |
| Input Pin Capacitance | C _{CP} | | | 12 | | pF |
| Common-Mode Rejection Ratio | CMRR _{CP} | | _ | 70 | | dB |
| Power Supply Rejection Ratio | PSRR _{CP} | | _ | 72 | _ | dB |
| Input Offset Voltage | V _{OFF} | T _A = 25 °C | -10 | 0 | 10 | mV |

4.4 Typical Performance Curves




Figure 4.1. Typical Operating Supply Current (full supply voltage range)




Figure 4.2. Typical VOH Curves




Figure 4.3. Typical V_{OL} Curves

6. Pin Definitions

6.1 EFM8SB2x-QFN32 Pin Definitions




Figure 6.1. EFM8SB2x-QFN32 Pinout

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|--------------------|---------------------|---------------------------------|------------------|
| 1 | N/C | No Connection | | | |
| 2 | GND | Ground | | | |
| 3 | VDD | Supply Power Input | | | |
| 4 | N/C | No Connection | | | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 30 | P0.2 | Multifunction I/O | Yes | P0MAT.2 | ADC0.2 |
| | | | | INT0.2 | CMP0P.1 |
| | | | | INT1.2 | CMP1P.1 |
| | | | | | XTAL1 |
| 31 | P0.1 | Multifunction I/O | Yes | P0MAT.1 | ADC0.1 |
| | | | | INT0.1 | AGND |
| | | | | INT1.1 | CMP0N.0 |
| | | | | | CMP1N.0 |
| 32 | P0.0 | Multifunction I/O | Yes | P0MAT.0 | ADC0.0 |
| | | | | INT0.0 | CMP0P.0 |
| | | | | INT1.0 | CMP1P.0 |
| | | | | | VREF |
| Center | GND | Ground | | | |

8. QFN24 Package Specifications

8.1 QFN24 Package Dimensions




Figure 8.1. QFN24 Package Drawing

Table 8.1. QFN24 Package Dimensions

| Dimension | Min | Тур | Мах | | | |
|-----------|----------|----------|------|--|--|--|
| A | 0.70 | 0.75 | 0.80 | | | |
| A1 | 0.00 | 0.02 | 0.05 | | | |
| b | 0.18 | 0.25 | 0.30 | | | |
| D | 4.00 BSC | | | | | |
| D2 | 2.55 | 2.70 | 2.80 | | | |
| e | | 0.50 BSC | | | | |
| E | | 4.00 BSC | | | | |
| E2 | 2.55 | 2.70 | 2.80 | | | |
| L | 0.30 | 0.40 | 0.50 | | | |
| L1 | 0.00 | — | 0.15 | | | |
| ааа | | _ | 0.15 | | | |

| Dimension | Min | Тур | Мах |
|-----------|-----|------|------|
| bbb | — | _ | 0.10 |
| ddd | _ | _ | 0.05 |
| eee | _ | | 0.08 |
| Z | _ | 0.24 | _ |
| Y | — | 0.18 | _ |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Solid State Outline MO-220, variation WGGD except for custom features D2, E2, Z, Y, and L which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

8.2 QFN24 PCB Land Pattern




Figure 8.2. QFN24 PCB Land Pattern Drawing

| Table 8.2. QFN24 PCB Land Pattern Dimensions |
|--|
|--|

| Dimension | Min | Мах | |
|-----------|----------|------|--|
| C1 | 3.90 | 4.00 | |
| C2 | 3.90 | 4.00 | |
| E | 0.50 BSC | | |
| X1 | 0.20 | 0.30 | |
| X2 | 2.70 | 2.80 | |
| Y1 | 0.65 | 0.75 | |
| Y2 | 2.70 | 2.80 | |

Max

Note:

Dimension

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 2 x 2 array of 1.10 mm x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.3 QFN24 Package Marking





The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

| Dimension | Min | Тур | Мах |
|-----------|------|------|-----|
| bbb | | 0.20 | |
| ссс | | 0.10 | |
| ddd | 0.20 | | |
| theta | 0° | 3.5° | 7° |
| Noto | | | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026, variation BBA.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

9.2 QFP32 PCB Land Pattern




Figure 9.2. QFP32 PCB Land Pattern Drawing

| Table 9.2. | QFP32 PCB La | and Pattern | Dimensions |
|------------|--------------|-------------|------------|
|------------|--------------|-------------|------------|

| Dimension | Min | Мах | |
|-----------|----------|------|--|
| C1 | 8.40 | 8.50 | |
| C2 | 8.40 | 8.50 | |
| E | 0.80 BSC | | |
| X1 | 0.40 | 0.50 | |
| Y1 | 1.25 | 1.35 | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.


4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com