

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Disi Key
	Discontinued at Digi-Key
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 23x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-QFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8sb20f32g-a-qfp32r

1. Feature List

The EFM8SB2 highlighted features are listed below.

- · Core:
 - Pipelined CIP-51 Core
 - · Fully compatible with standard 8051 instruction set
 - 70% of instructions execute in 1-2 clock cycles
 - · 25 MHz maximum operating frequency
- · Memory:
 - Up to 64 kB flash memory, in-system re-programmable from firmware.
 - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- Power
 - · Internal LDO regulator for CPU core voltage
 - · Power-on reset circuit and brownout detectors
- I/O: Up to 24 total multifunction I/O pins:
 - · Flexible peripheral crossbar for peripheral routing
 - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- · Clock Sources:
 - Internal 20 MHz low power oscillator with ±10% accuracy
 - Internal 24.5 MHz precision oscillator with ±2% accuracy
 - · External RTC 32 kHz crystal
 - · External crystal, RC, C, and CMOS clock options

- · Timers/Counters and PWM:
 - 32-bit Real Time Clock (RTC)
 - 6-channel programmable counter array (PCA) supporting PWM, capture/compare, and frequency output modes with watchdog timer function
 - · 4 x 16-bit general-purpose timers
- · Communications and Digital Peripherals:
 - UART
 - 2 x SPI™ Master / Slave
 - SMBus™/I2C™ Master / Slave
 - · External Memory Interface (EMIF)
 - 16-bit/32-bit CRC unit, supporting automatic CRC of flash at 1024-byte boundaries
- · Analog:
 - Programmable current reference (IREF0)
 - 10-Bit Analog-to-Digital Converter (ADC0)
 - · 2 x Low-current analog comparators
- · On-Chip, Non-Intrusive Debugging
 - · Full memory and register inspection
 - · Four hardware breakpoints, single-stepping
- · Pre-loaded UART bootloader
- Temperature range -40 to 85 °C
- Single power supply 1.8 to 3.6 V
- · QFP32, QFN32, and QFN24 packages

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8SB2 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing non-volatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Each device is specified for 1.8 to 3.6 V operation and is available in 24-pin QFN, 32-pin QFN, or 32-pin QFP packages. All package options are lead-free and RoHS compliant.

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC Channels	Comparator Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8SB20F16G-A-QFN24	16	4352	16	15	8	Yes	-40 to +85 C	QFN24

10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 10- and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 22 external inputs.
- · Single-ended 10-bit mode.
- · Supports an output update rate of 300 ksps samples per second.
- Operation in low power modes at lower conversion speeds.
- · Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- · Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- · Conversion complete and window compare interrupts supported.
- · Flexible output data formatting.
- Includes an internal 1.65 V fast-settling reference and support for external reference.
- · Integrated temperature sensor.

Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator module includes the following features:

- · Up to 12 external positive inputs.
- · Up to 11 external negative inputs.
- · Additional input options:
 - · Capacitive Sense Comparator output.
 - VDD.
 - · VDD divided by 2.
 - · Internal connection to LDO output.
 - · Direct connection to GND.
- · Synchronous and asynchronous outputs can be routed to pins via crossbar.
- Programmable hysteresis between 0 and +/-20 mV.
- · Programmable response time.
- · Interrupts generated on rising, falling, or both edges.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Sleep Mode Supply Current (RTC	I _{DD}	1.8 V, T = 25 °C	_	0.05	_	μA
off)		3.6 V, T = 25 °C	_	0.12	_	μA
		1.8 V, T = 85 °C	_	0.75	_	μA
		3.6 V, T = 85 °C	_	1.20	_	μA
V _{DD} Monitor Supply Current	I _{VMON}		_	7	_	μA
Oscillator Supply Current	I _{HFOSC0}	25 °C	_	300	_	μA
ADC0 Always-on Power Supply Current ⁷	I _{ADC}	300 ksps	_	800	_	μA
		V _{DD} = 3.0 V				
		Tracking	_	680	_	μA
		V _{DD} = 3.0 V				
Comparator 0 (CMP0) Supply Current	ІсмР	CPMD = 11	_	0.4	_	μA
		CPMD = 10	_	2.6	_	μA
		CPMD = 01	_	8.8	_	μA
		CPMD = 00	_	23	_	μA
Internal Fast-settling 1.65V ADC0 Reference, Always-on ⁸	I _{VREFFS}		_	200	_	μA
On-chip Precision Reference	I _{VREFP}		_	15	_	μA
Temp sensor Supply Current	I _{TSENSE}		_	35	_	μA
Programmable Current Reference (IREF0) Supply Current ⁹	I _{IREF}	Current Source, Either Power Mode, Any Output Code	_	10	_	μA
		Low Power Mode, Current Sink	_	1	_	μA
		IREF0DAT = 000001				
		Low Power Mode, Current Sink	_	11	_	μA
		IREF0DAT = 111111				
		High Current Mode, Current Sink	_	12	_	μA
		IREF0DAT = 000001				
		High Current Mode, Current Sink	_	81	_	μA
		IREF0DAT = 111111				

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Endurance (Write/Erase Cycles)	N _{WE}		1 k	30 k	_	Cycles

Note:

- 1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.
- 2. Data Retention Information is published in the Quarterly Quality and Reliability Report.

Table 4.5. Power Management Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Idle Mode Wake-up Time	t _{IDLEWK}		2	_	3	SYSCLKs
Suspend Mode Wake-up Time	t _{SUS-} PENDWK	CLKDIV = 0x00 Precision Osc.	_	400	_	ns
		CLKDIV = 0x00 Low Power Osc.	_	1.3	_	μs
Sleep Mode Wake-up Time	t _{SLEEPWK}		_	2	_	μs

Table 4.6. Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
High Frequency Oscillator 0 (24.5 MHz)								
Oscillator Frequency	f _{HFOSC0}	Full Temperature and Supply Range	24	24.5	25	MHz		
Low Power Oscillator (20 MHz)								
Oscillator Frequency	f _{LPOSC}	Full Temperature and Supply Range	18	20	22	MHz		
RTC in Self-Oscillate Mode								
Oscillator Frequency	f _{LFOSC}	Bias Off	_	12 ± 5	_	kHz		
		Bias On	_	25 ± 10	_	kHz		

Table 4.7. Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f _{XTAL}		0.02	-	25	MHz

Table 4.8. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f _{CMOS}		0	_	25	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	t _{СМОЅН}		18	_	_	ns
External Input CMOS Clock Low Time	t _{CMOSL}		18	_	_	ns

Table 4.9. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}			10		Bits
Throughput Rate	f _S		_	_	300	ksps
Tracking Time	t _{TRK}		1.5	_	_	μs
Power-On Time	t _{PWR}		1.5	_	_	μs
SAR Clock Frequency	f _{SAR}	High Speed Mode,	_	_	8.33	MHz
Conversion Time	T _{CNV}		13	_	_	Clocks
Sample/Hold Capacitor	C _{SAR}	Gain = 1	_	30	_	pF
		Gain = 0.5	_	28	_	pF
Input Pin Capacitance	C _{IN}		_	20	_	pF
Input Mux Impedance	R _{MUX}		_	5	_	kΩ
Voltage Reference Range	V _{REF}		1	_	V _{DD}	V
Input Voltage Range ¹	V _{IN}	Gain = 1	0	_	V _{REF}	V
		Gain = 0.5	0	_	2 x V _{REF}	V
Power Supply Rejection Ratio	PSRR _{ADC}	Internal High Speed VREF	_	67	_	dB
		External VREF	_	74	_	dB
DC Performance					1	
Integral Nonlinearity	INL		_	±0.5	±1	LSB
Differential Nonlinearity (Guaranteed Monotonic)	DNL		_	±0.5	±1	LSB
Offset Error	E _{OFF}	VREF = 1.65 V	-2	0	2	LSB
Offset Temperature Coefficient	TC _{OFF}		_	0.004	_	LSB/°C
Slope Error	E _M		_	±0.06	±0.24	%
Dynamic Performance 10 kHz Sine	Wave Input	1dB below full scale, Max throughput	t		I	
Signal-to-Noise	SNR		54	58	_	dB
Signal-to-Noise Plus Distortion	SNDR		54	58	_	dB
Total Harmonic Distortion (Up to 5th Harmonic)	THD		_	-73	_	dB
Spurious-Free Dynamic Range	SFDR		_	75	_	dB
Note:	<u> </u>				•	

Note:

1. Absolute input pin voltage is limited by the $V_{\mbox{\scriptsize DD}}$ supply.

Table 4.10. Voltage References

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Internal Fast Settling Reference						
Output Voltage	V _{REFFS}		1.60	1.65	1.70	V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Weak Pull-Up Current	I _{PU}	V _{DD} = 1.8 V	_	-4	_	μA
		V _{IN} = 0 V				
		V _{DD} = 3.6 V	-35	-20	_	μΑ
		V _{IN} = 0 V				
Input Leakage	I _{LK}	Weak pullup disabled or pin in analog mode	-1	_	1	μА

4.2 Thermal Conditions

Table 4.15. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance ¹	θ_{JA}	QFN-24 Packages	_	35	_	°C/W
		QFN-32 Packages	_	28	_	°C/W
		QFP-32 Packages	_	80	_	°C/W

Note:

4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.16 Absolute Maximum Ratings on page 19 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.16. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Max	Unit			
Ambient Temperature Under Bias	T _{BIAS}		-55	125	°C			
Storage Temperature	T _{STG}		-65	150	°C			
Voltage on V _{DD}	V _{DD}		GND-0.3	4.0	V			
Voltage on I/O pins or RSTb	V _{IN}	V _{DD} > 2.2 V	GND-0.3	5.8	V			
		V _{DD} <= 2.2 V	GND-0.3	V _{DD} + 3.6	V			
Total Current Sunk into Supply Pin	I _{VDD}		_	400	mA			
Total Current Sourced out of Ground Pin	I _{GND}		400	_	mA			
Current Sourced or Sunk by Any I/O Pin or RSTb	I _{IO}		-100	100	mA			
Maximum Total Current through all Port Pins	I _{IOTOT}		_	200	mA			
Operating Junction Temperature	TJ		-40	105	°C			
Exposure to maximum rating conditions	Exposure to maximum rating conditions for extended periods may affect device reliability.							

^{1.} Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

4.4 Typical Performance Curves




Figure 4.1. Typical Operating Supply Current (full supply voltage range)




Figure 4.2. Typical V_{OH} Curves




Figure 4.3. Typical V_{OL} Curves

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
19	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
				EMIF_AD5	CMP0N.6
					CMP1N.6
20	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
				EMIF_AD4	CMP0P.6
					CMP1P.6
21	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
				SPI1_NSS	CMP0N.5
				EMIF_AD3	CMP1N.5
22	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
				SPI1_MOSI	CMP0P.5
				EMIF_AD2	CMP1P.5
23	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
				SPI1_MISO	CMP0N.4
				EMIF_AD1	CMP1N.4
24	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
				SPI1_SCK	CMP0P.4
				EMIF_AD0	CMP1P.4
25	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	IREF0
				INT1.7	CMP0N.3
					CMP1N.3
26	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CMP0P.3
				INT0.6	CMP1P.3
				INT1.6	
27	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0N.2
				INT1.5	CMP1N.2
28	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.2
				INT1.4	CMP1P.2
29	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	XTAL2
				INT0.3	CMP0N.1
				INT1.3	CMP1N.1

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
30	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.1
				INT1.2	CMP1P.1
					XTAL1
31	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	AGND
				INT1.1	CMP0N.0
					CMP1N.0
32	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP1P.0
					VREF
Center	GND	Ground			




Figure 6.2. EFM8SB2x-QFN24 Pinout

Table 6.2. Pin Definitions for EFM8SB2x-QFN24

Pin	Pin Name	Description	Crossbar Capability		Analog Functions
Number				Functions	
1	N/C	No Connection			
2	GND	Ground			
3	VDD	Supply Power Input			
4	N/C	No Connection			
5	N/C	No Connection			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
19	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0N.2
				INT1.5	CMP1N.2
20	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.2
				INT1.4	CMP1P.2
21	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	XTAL2
				INT0.3	CMP0N.1
				INT1.3	CMP1N.1
22	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.1
				INT1.2	CMP1P.1
					XTAL1
23	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	AGND
				INT1.1	CMP0N.0
					CMP1N.0
24	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP1P.0
					VREF
Center	GND	Ground			

6.3 EFM8SB2x-QFP32 Pin Definitions




Figure 6.3. EFM8SB2x-QFP32 Pinout

Table 6.3. Pin Definitions for EFM8SB2x-QFP32

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
1	N/C	No Connection			
2	GND	Ground			
3	VDD	Supply Power Input			
4	N/C	No Connection			
5	N/C	No Connection			
6	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
7	P2.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number 8	P2.6	Multifunction I/O	Yes	EMIF_WRb	ADC0.22
	1 2.0	Waltiful Clott 1/O	165	LIVIII _VVIXD	CMP0P.11
					CMP1P.11
9	XTAL4	RTC Crystal			XTAL4
10	XTAL3	RTC Crystal			XTAL3
11	P2.5	Multifunction I/O	Yes	EMIF_RDb	ADC0.21
	F2.5	Waltiful Clion 1/O	res	EMIF_RD0	
					CMP0N.10
40	D0.4	M. Hif His HO	V	ENAIS ALS	CMP1N.10
12	P2.4	Multifunction I/O	Yes	EMIF_ALE	ADC0.20
					CMP0P.10
					CMP1P.10
13	P2.3	Multifunction I/O	Yes	EMIF_A11	ADC0.19
					CMP0N.9
					CMP1N.9
14	P2.2	Multifunction I/O	Yes	EMIF_A10	ADC0.18
					CMP0P.9
					CMP1P.9
15	P2.1	Multifunction I/O	Yes	EMIF_A9	ADC0.17
					CMP0N.8
					CMP1N.8
16	P2.0	Multifunction I/O	Yes	EMIF_A8	ADC0.16
					CMP0P.8
					CMP1P.8
17	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.15
				EMIF_AD7	CMP0N.7
					CMP1N.7
18	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.14
				EMIF_AD6	CMP0P.7
					CMP1P.7
19	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
				EMIF_AD5	CMP0N.6
					CMP1N.6
20	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
				EMIF_AD4	CMP0P.6
					CMP1P.6

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
31	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	AGND
				INT1.1	CMP0N.0
					CMP1N.0
32	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP1P.0
					VREF

Dimension	Min	Тур	Max
bbb	_	_	0.10
ddd	_	_	0.05
eee	_	_	0.08

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC Solid State Outline MO-220, variation VHHD except for custom features D2, E2, and L which are toleranced per supplier designation.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

Dimension Min Max

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 2 x 2 array of 1.10 mm x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.3 QFN24 Package Marking




Figure 8.3. QFN24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- · YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

9. QFP32 Package Specifications

9.1 QFP32 Package Dimensions




Figure 9.1. QFP32 Package Drawing

Table 9.1. QFP32 Package Dimensions

Dimension	Min	Тур	Max		
A	_	_	1.60		
A1	0.05	_	0.15		
A2	1.35	1.40	1.45		
b	0.30	0.37	0.45		
D	9.00 BSC				
D1	7.00 BSC				
е	0.80 BSC				
Е	9.00 BSC				
E1	7.00 BSC				
L	0.45 0.60 0.75				
aaa	0.20				

9.3 QFP32 Package Marking




Figure 9.3. QFP32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).