



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Discontinued at Digi-Key
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 15x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8sb20f64g-a-qfn24

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 3. System Overview

### 3.1 Introduction



Figure 3.1. Detailed EFM8SB2 Block Diagram

## 3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

### Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational	-	—
Idle	<ul> <li>Core halted</li> <li>All peripherals clocked and fully operational</li> <li>Code resumes execution on wake event</li> </ul>	Set IDLE bit in PCON0	Any interrupt
Suspend	<ul> <li>Core and digital peripherals halted</li> <li>Internal oscillators disabled</li> <li>Code resumes execution on wake event</li> </ul>	1. Switch SYSCLK to HFOSC0 or LPOSC0 2. Set SUSPEND bit in PMU0CF	<ul> <li>RTC0 Alarm Event</li> <li>RTC0 Fail Event</li> <li>Port Match Event</li> <li>Comparator 0 Rising Edge</li> </ul>
Sleep	<ul> <li>Most internal power nets shut down</li> <li>Select circuits remain powered</li> <li>Pins retain state</li> <li>All RAM and SFRs retain state</li> <li>Code resumes execution on wake event</li> </ul>	<ol> <li>Disable unused ana- log peripherals</li> <li>Set SLEEP bit in PMU0CF</li> </ol>	<ul> <li>RTC0 Alarm Event</li> <li>RTC0 Fail Event</li> <li>Port Match Event</li> <li>Comparator 0 Rising Edge</li> </ul>

### 3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.6 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pin P2.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P2.7.

- Up to 24 multi-functions I/O pins, supporting digital and analog functions.
- Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each pin.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- · Up to 16 direct-pin interrupt sources with shared interrupt vector (Port Match).

### 3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 20 MHz low power oscillator divided by 8.

- Provides clock to core and peripherals.
- 20 MHz low power oscillator (LPOSC0), accurate to +/- 10% over supply and temperature corners.
- 24.5 MHz internal oscillator (HFOSC0), accurate to +/- 2% over supply and temperature corners.
- External RTC 32 kHz crystal.
- External RC, C, CMOS, and high-frequency crystal clock options (EXTCLK).
- Clock divider with eight settings for flexible clock scaling: Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.

## 3.5 Counters/Timers and PWM

## Real Time Clock (RTC0)

The RTC is an ultra low power, 36 hour 32-bit independent time-keeping Real Time Clock with alarm. The RTC has a dedicated 32 kHz oscillator. No external resistor or loading capacitors are required, and a missing clock detector features alerts the system if the external crystal fails. The on-chip loading capacitors are programmable to 16 discrete levels allowing compatibility with a wide range of crystals.

The RTC module includes the following features:

- Up to 36 hours (32-bit) of independent time keeping.
- Support for external 32 kHz crystal or internal self-oscillate mode.
- · Internal crystal loading capacitors with 16 levels.
- · Operation in the lowest power mode and across the full supported voltage range.
- Alarm and oscillator failure events to wake from the lowest power mode or reset the device.

## Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base.
- · Programmable clock divisor and clock source selection.
- Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (edge-aligned operation).
- Frequency output mode.
- · Capture on rising, falling or any edge.
- · Compare function for arbitrary waveform generation.
- · Software timer (internal compare) mode.
- · Integrated watchdog timer.

### Timers (Timer 0, Timer 1, Timer 2, and Timer 3)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- 8-bit auto-reload counter/timer mode
- · 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2 and Timer 3 are 16-bit timers including the following features:

- · Clock sources include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
- 16-bit auto-reload timer mode
- · Dual 8-bit auto-reload timer mode
- · Comparator 0 or RTC0 capture (Timer 2)
- · Comparator 1 or EXTCLK/8 capture (Timer 3)

#### Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) integrated within the PCA0 peripheral. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software. The state of the RSTb pin is unaffected by this reset.

The Watchdog Timer integrated in the PCA0 peripheral has the following features:

- Programmable timeout interval
- Runs from the selected PCA clock source
- Automatically enabled after any system reset

#### 3.6 Communications and Other Digital Peripherals

#### Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive)
- 8- or 9-bit data
- Automatic start and stop generation

#### Serial Peripheral Interface (SPI0 and SPI1)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disable to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

The SPI module includes the following features:

- Supports 3- or 4-wire operation in master or slave modes.
- Supports external clock frequencies up to SYSCLK / 2 in master mode and SYSCLK / 10 in slave mode.
- Support for four clock phase and polarity options.
- 8-bit dedicated clock clock rate generator.
- Support for multiple masters on the same data lines.

#### System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I<sup>2</sup>C serial bus.

The SMBus module includes the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds.
- · Support for master, slave, and multi-master modes.
- · Hardware synchronization and arbitration for multi-master mode.
- · Clock low extending (clock stretching) to interface with faster masters.
- Hardware support for 7-bit slave and general call address recognition.
- Firmware support for 10-bit slave address decoding.
- · Ability to inhibit all slave states.
- Programmable data setup/hold times.

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Endurance (Write/Erase Cycles)	N <sub>WE</sub>		1 k	30 k	_	Cycles

#### Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

2. Data Retention Information is published in the Quarterly Quality and Reliability Report.

### Table 4.5. Power Management Timing

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Idle Mode Wake-up Time	t <sub>IDLEWK</sub>		2	_	3	SYSCLKs
Suspend Mode Wake-up Time	t <sub>SUS-</sub>	CLKDIV = 0x00		400		ns
	PENDWK	Precision Osc.				
		CLKDIV = 0x00	—	1.3	_	μs
		Low Power Osc.				
Sleep Mode Wake-up Time	t <sub>SLEEPWK</sub>			2	_	μs

### Table 4.6. Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit				
High Frequency Oscillator 0 (24.5 M	High Frequency Oscillator 0 (24.5 MHz)									
Oscillator Frequency	fHFOSC0	Full Temperature and Supply Range	24	24.5	25	MHz				
Low Power Oscillator (20 MHz)										
Oscillator Frequency	f <sub>LPOSC</sub>	Full Temperature and Supply Range	18	20	22	MHz				
RTC in Self-Oscillate Mode										
Oscillator Frequency	f <sub>LFOSC</sub>	Bias Off	—	12 ± 5	—	kHz				
	Bias On		25 ± 10		kHz					

### Table 4.7. Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f <sub>XTAL</sub>		0.02	_	25	MHz

### Table 4.8. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f <sub>CMOS</sub>		0	_	25	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	t <sub>CMOSH</sub>		18	_	_	ns
External Input CMOS Clock Low Time	t <sub>CMOSL</sub>		18		_	ns

Table	4.9.	ADC
-------	------	-----

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N <sub>bits</sub>			10		Bits
Throughput Rate	f <sub>S</sub>		_	_	300	ksps
Tracking Time	t <sub>TRK</sub>		1.5		_	μs
Power-On Time	t <sub>PWR</sub>		1.5		_	μs
SAR Clock Frequency	f <sub>SAR</sub>	High Speed Mode,			8.33	MHz
Conversion Time	T <sub>CNV</sub>		13		_	Clocks
Sample/Hold Capacitor	C <sub>SAR</sub>	Gain = 1		30	_	pF
		Gain = 0.5	—	28	_	pF
Input Pin Capacitance	C <sub>IN</sub>		_	20	_	pF
Input Mux Impedance	R <sub>MUX</sub>		_	5	_	kΩ
Voltage Reference Range	V <sub>REF</sub>		1	_	V <sub>DD</sub>	V
Input Voltage Range <sup>1</sup>	V <sub>IN</sub>	Gain = 1	0		V <sub>REF</sub>	V
		Gain = 0.5	0	_	2 x V <sub>REF</sub>	V
Power Supply Rejection Ratio	PSRR <sub>ADC</sub>	Internal High Speed VREF		67	_	dB
		External VREF	_	74	_	dB
DC Performance						
Integral Nonlinearity	INL			±0.5	±1	LSB
Differential Nonlinearity (Guaran- teed Monotonic)	DNL		_	±0.5	±1	LSB
Offset Error	E <sub>OFF</sub>	VREF = 1.65 V	-2	0	2	LSB
Offset Temperature Coefficient	TC <sub>OFF</sub>		—	0.004	—	LSB/°C
Slope Error	E <sub>M</sub>		—	±0.06	±0.24	%
Dynamic Performance 10 kHz Sine	Wave Input	1dB below full scale, Max throughput			1	
Signal-to-Noise	SNR		54	58	_	dB
Signal-to-Noise Plus Distortion	SNDR		54	58		dB
Total Harmonic Distortion (Up to 5th Harmonic)	THD		_	-73	_	dB
Spurious-Free Dynamic Range	SFDR		—	75	_	dB
Note: 1. Absolute input pin voltage is lin	nited by the \	/ <sub>DD</sub> supply.				

## Table 4.10. Voltage References

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Internal Fast Settling Reference						
Output Voltage	V <sub>REFFS</sub>		1.60	1.65	1.70	V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Temperature Coefficient	TC <sub>REFFS</sub>		—	50	—	ppm/°C			
Turn-on Time	t <sub>VREFFS</sub>		—	—	1.5	μs			
Power Supply Rejection	PSRR <sub>REF</sub> FS		_	400	_	ppm/V			
On-chip Precision Reference									
Output Voltage	V <sub>REFP</sub>		1.645	1.68	1.715	V			
Turn-on Time, settling to 0.5 LSB	t <sub>VREFP</sub>	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	_	15	_	ms			
		0.1 µF ceramic bypass on VREF pin		300	_	μs			
		No bypass on VREF pin	—	25	—	μs			
Load Regulation	LR <sub>VREFP</sub>	Load = 0 to 200 µA to GND	_	400	_	μV / μA			
Short-circuit current	ISC <sub>VREFP</sub>		—	3.5	—	mA			
Power Supply Rejection	PSRR <sub>VRE</sub> FP		_	140	_	ppm/V			
External Reference									
Input Voltage	V <sub>EXTREF</sub>		1		V <sub>DD</sub>	V			
Input Current	IEXTREF	Sample Rate = 300 ksps; VREF = 3.0 V	_	5.25	_	μA			

## Table 4.11. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit		
Offset	V <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	940	_	mV		
Offset Error <sup>1</sup>	E <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	18	_	mV		
Slope	М		—	3.40	_	mV/°C		
Slope Error <sup>1</sup>	EM			40	_	μV/°C		
Linearity			—	±1	—	°C		
Turn-on Time	t <sub>PWR</sub>		_	1.8	_	μs		
Note: 1. Represents one standard deviation from the mean.								

## Table 4.12. Comparators

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Response Time, CPMD = 00	t <sub>RESP0</sub>	+100 mV Differential	—	130	_	ns
(Hignest Speed)		-100 mV Differential	—	200	—	ns
Response Time, CPMD = 11 (Low-	t <sub>RESP3</sub>	+100 mV Differential	—	1.75	—	μs
est Power)		-100 mV Differential	—	6.2		μs

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Offset Tempco	TC <sub>OFF</sub>		_	3.5	_	μV/°C

### Table 4.13. Programmable Current Reference (IREF0)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Static Performance						
Resolution	N <sub>bits</sub>			6		bits
Output Compliance Range	V <sub>IOUT</sub>	Low Power Mode, Source	0		V <sub>DD</sub> - 0.4	V
		High Current Mode, Source	0		V <sub>DD</sub> – 0.8	V
		Low Power Mode, Sink	0.3	_	V <sub>DD</sub>	V
		High Current Mode, Sink	0.8		V <sub>DD</sub>	V
Integral Nonlinearity	INL		_	<±0.2	±1.0	LSB
Differential Nonlinearity	DNL		_	<±0.2	±1.0	LSB
Offset Error	E <sub>OFF</sub>		—	<±0.1	±0.5	LSB
Full Scale Error	E <sub>FS</sub>	Low Power Mode, Source	_	_	±5	%
		High Current Mode, Source	_	_	±6	%
		Low Power Mode, Sink	—	—	±8	%
		High Current Mode, Sink	—	_	±8	%
Absolute Current Error	E <sub>ABS</sub>	Low Power Mode Sourcing 20 µA	—	<±1	±3	%
Dynamic Performance						
Output Settling Time to 1/2 LSB	t <sub>SETTLE</sub>		_	300	—	ns
Startup Time	t <sub>PWR</sub>		—	1	—	μs
Note:			_	1		

1. The PCA block may be used to improve IREF0 resolution by PWMing the two LSBs.

### Table 4.14. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output High Voltage (High Drive)	V <sub>OH</sub>	I <sub>OH</sub> = –3 mA	V <sub>DD</sub> – 0.7	_	_	V
Output Low Voltage (High Drive)	V <sub>OL</sub>	I <sub>OL</sub> = 8.5 mA			0.6	V
Output High Voltage (Low Drive)	V <sub>OH</sub>	I <sub>OH</sub> = –1 mA	V <sub>DD</sub> – 0.7	_	_	V
Output Low Voltage (Low Drive)	V <sub>OL</sub>	I <sub>OL</sub> = 1.4 mA			0.6	V
Input High Voltage	V <sub>IH</sub>	V <sub>DD</sub> = 2.0 to 3.6 V	V <sub>DD</sub> – 0.6		_	V
		V <sub>DD</sub> = 1.8 to 2.0 V	0.7 x V <sub>DD</sub>	_	_	V
Input Low Voltage	VIL	V <sub>DD</sub> = 2.0 to 3.6 V	_	_	0.6	V
		V <sub>DD</sub> = 1.8 to 2.0 V			0.3 x V <sub>DD</sub>	V

### 4.4 Typical Performance Curves



Figure 4.1. Typical Operating Supply Current (full supply voltage range)



Figure 4.2. Typical VOH Curves

Kumber     Active low Reset /       6     RSTb /       C2CK     C2 Debug Clock       7     P2.7 /       Multifunction I/O /       C2D     C2 Debug Data       8     XTAL4
Constraint     Active-low Reset/       C2CK     C2 Debug Clock       7     P2.7 /       C2D     C2 Debug Data       8     XTAL4
7     P2.7 /     Multifunction I/O /       C2D     C2 Debug Data       8     XTAL4
P2.77     Multidificition //O7       C2D     C2 Debug Data       8     XTAL4       RTC Crystal     XTAL4
8     XTAL4     RTC Crystal     XTAL4
o ATAL4 RTC Clystal ATAL4
9     XTAL3     RTC Crystal     XTAL3       10     P1.0     Multifunction 1/0     Xtal
10 P1.6 Multifunction I/O Yes ADC0.14
CMP0P.7
CMP1P.7
11P1.5Multifunction I/OYesP1MAT.5ADC0.13
CMP0N.6
CMP1N.6
12         P1.4         Multifunction I/O         Yes         P1MAT.4         ADC0.12
CMP0P.6
CMP1P.6
13         P1.3         Multifunction I/O         Yes         P1MAT.3         ADC0.11
SPI1_NSS CMP0N.5
CMP1N.5
14         P1.2         Multifunction I/O         Yes         P1MAT.2         ADC0.10
SPI1_MOSI CMP0P.5
CMP1P.5
15         P1.1         Multifunction I/O         Yes         P1MAT.1         ADC0.9
SPI1_MISO CMP0N.4
CMP1N.4
16         P1.0         Multifunction I/O         Yes         P1MAT.0         ADC0.8
SPI1_SCK CMP0P.4
CMP1P.4
17     P0.7     Multifunction I/O     Yes     P0MAT.7     ADC0.7
INT0.7 IREF0
INT1.7 CMP0N.3
CMP1N.3
18         P0.6         Multifunction I/O         Yes         P0MAT.6         ADC0.6
CNVSTR CMP0P.3
INT0.6 CMP1P.3
INT1.6

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
19	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0N.2
				INT1.5	CMP1N.2
20	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.2
				INT1.4	CMP1P.2
21	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	XTAL2
				INT0.3	CMP0N.1
				INT1.3	CMP1N.1
22	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.1
				INT1.2	CMP1P.1
					XTAL1
23	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	AGND
				INT1.1	CMP0N.0
					CMP1N.0
24	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP1P.0
					VREF
Center	GND	Ground			





Table 6.3. Pin Definitions for EFM8SB2x-QFP32

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
1	N/C	No Connection			
2	GND	Ground			
3	VDD	Supply Power Input			
4	N/C	No Connection			
5	N/C	No Connection			
6	RSTb /	Active-low Reset /			
	С2СК	C2 Debug Clock			
7	P2.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			

Dimension	Min	Тур	Мах
bbb	—	—	0.10
ddd	_	_	0.05
eee	—	—	0.08

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Solid State Outline MO-220, variation VHHD except for custom features D2, E2, and L which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

#### 7.2 QFN32 PCB Land Pattern



Figure 7.2. QFN32 PCB Land Pattern Drawing

Table 7.2.	QFN32 PCB	Land Pattern	Dimensions
------------	-----------	--------------	------------

Dimension	Min	Мах	
C1	4.80	4.90	
C2	4.80	4.90	
E	0.50 BSC		
X1	0.20	0.30	
X2	3.20	3.40	
Y1	0.75	0.85	
Y2	3.20	3.40	

#### Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 3 x 3 array of 1.0 mm x 1.0 mm openings on a 1.2 mm pitch should be used for the center pad.
- 8. A No-Clean, Type-3 solder paste is recommended.

9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



Figure 7.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

## 8. QFN24 Package Specifications

### 8.1 QFN24 Package Dimensions



Figure 8.1. QFN24 Package Drawing

#### Table 8.1. QFN24 Package Dimensions

Dimension	Min	Тур	Мах
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D	4.00 BSC		
D2	2.55	2.70	2.80
е		0.50 BSC	
E		4.00 BSC	
E2	2.55	2.70	2.80
L	0.30	0.40	0.50
L1	0.00	_	0.15
ааа	_	_	0.15

Dimension	Min	Тур	Мах	
bbb		0.20		
ССС	0.10			
ddd		0.20		
theta	0°	3.5°	7°	
		·		

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026, variation BBA.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

#### 9.2 QFP32 PCB Land Pattern



Figure 9.2. QFP32 PCB Land Pattern Drawing

Table 9.2.	QFP32 PCB	Land Pattern	Dimensions
------------	-----------	--------------	------------

Dimension	Min	Мах	
C1	8.40	8.50	
C2	8.40	8.50	
E	0.80 BSC		
X1	0.40	0.50	
Y1	1.25	1.35	

#### Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

### **Table of Contents**

2. Ordering Information	. 1
3. System Overview.	. 2
3.1 Introduction.	. 4
3.2 Power	. 4
3.3       I/O.	. 5
3.4 Clocking.	. 5
3.5 Counters/Timers and PWM	. 5
3.6 Communications and Other Digital Peripherals	. 6
3.7 Analog	. 7
3.8 Reset Sources	. 8
3.9 Debugging	.10
3.10. Bootloader	.10
	.10
4. Electrical Specifications	11
4.1 Electrical Characteristics	.11
4.2 Thermal Conditions	.19
4.3 Absolute Maximum Ratings	.19
4.4 Typical Performance Curves	.20
5. Typical Connection Diagrams	22
5.1 Power	.22
5.2 Other Connections	.22
6. Pin Definitions	23
6.1 EFM8SB2x-QFN32 Pin Definitions	.23
6.2 EFM8SB2x-QFN24 Pin Definitions	.27
6.3 EFM8SB2x-QFP32 Pin Definitions	.30
7. QFN32 Package Specifications.	34
7.1 QFN32 Package Dimensions	.34
7.2 QFN32 PCB Land Pattern	.36
7.3 QFN32 Package Marking	.37
8. QFN24 Package Specifications.	38
8.1 QFN24 Package Dimensions.	.38
8.2 QFN24 PCB Land Pattern.	.40
8.3 QFN24 Package Marking	.41
9 QFP32 Package Specifications	42
9.1 QFP32 Package Dimensions	.42



#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

# http://www.silabs.com