

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Discontinued at Digi-Key |
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | EBI/EMI, I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 24 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 23x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-VFQFN Exposed Pad |
| Supplier Device Package | 32-QFN (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8sb20f64g-a-qfn32 |

1. Feature List

The EFM8SB2 highlighted features are listed below.

- · Core:
 - Pipelined CIP-51 Core
 - · Fully compatible with standard 8051 instruction set
 - 70% of instructions execute in 1-2 clock cycles
 - · 25 MHz maximum operating frequency
- · Memory:
 - Up to 64 kB flash memory, in-system re-programmable from firmware.
 - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- Power
 - · Internal LDO regulator for CPU core voltage
 - · Power-on reset circuit and brownout detectors
- I/O: Up to 24 total multifunction I/O pins:
 - · Flexible peripheral crossbar for peripheral routing
 - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- · Clock Sources:
 - Internal 20 MHz low power oscillator with ±10% accuracy
 - Internal 24.5 MHz precision oscillator with ±2% accuracy
 - · External RTC 32 kHz crystal
 - · External crystal, RC, C, and CMOS clock options

- · Timers/Counters and PWM:
 - 32-bit Real Time Clock (RTC)
 - 6-channel programmable counter array (PCA) supporting PWM, capture/compare, and frequency output modes with watchdog timer function
 - · 4 x 16-bit general-purpose timers
- · Communications and Digital Peripherals:
 - UART
 - 2 x SPI™ Master / Slave
 - SMBus™/I2C™ Master / Slave
 - · External Memory Interface (EMIF)
 - 16-bit/32-bit CRC unit, supporting automatic CRC of flash at 1024-byte boundaries
- · Analog:
 - Programmable current reference (IREF0)
 - 10-Bit Analog-to-Digital Converter (ADC0)
 - · 2 x Low-current analog comparators
- · On-Chip, Non-Intrusive Debugging
 - · Full memory and register inspection
 - · Four hardware breakpoints, single-stepping
- · Pre-loaded UART bootloader
- Temperature range -40 to 85 °C
- Single power supply 1.8 to 3.6 V
- · QFP32, QFN32, and QFN24 packages

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8SB2 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing non-volatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Each device is specified for 1.8 to 3.6 V operation and is available in 24-pin QFN, 32-pin QFN, or 32-pin QFP packages. All package options are lead-free and RoHS compliant.

2. Ordering Information




Figure 2.1. EFM8SB2 Part Numbering

All EFM8SB2 family members have the following features:

- · CIP-51 Core running up to 25 MHz
- Three Internal Oscillators (24.5 MHz, 20 MHz, and 16 kHz)
- · SMBus / I2C
- 2 x SPI
- UART
- 6-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- · 4 16-bit Timers
- 2 Analog Comparators
- · 6-bit programmable current reference
- 10-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- · Low-current 32 kHz oscillator and Real Time Clock
- · 16-bit CRC Unit
- Pre-loaded UART bootloader

In addition to these features, each part number in the EFM8SB2 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 2.1. Product Selection Guide

| Ordering Part Number | Flash Memory (kB) | RAM (Bytes) | Digital Port I/Os (Total) | ADC Channels | Comparator Inputs | Pb-free (RoHS Compliant) | Temperature Range | Package |
|-------------------------|----------------------|-------------|------------------------------|--------------|----------------------|-----------------------------|----------------------|---------|
| EFM8SB20F64G-A-QFN32 | 64 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFN32 |
| EFM8SB20F64G-A-QFP32 | 64 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFP32 |
| EFM8SB20F64G-A-QFN24 | 64 | 4352 | 16 | 15 | 8 | Yes | -40 to +85 C | QFN24 |
| EFM8SB20F32G-A-QFN32 | 32 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFN32 |
| EFM8SB20F32G-A-QFP32 | 32 | 4352 | 24 | 23 | 12 | Yes | -40 to +85 C | QFP32 |
| EFM8SB20F32G-A-QFN24 | 32 | 4352 | 16 | 15 | 8 | Yes | -40 to +85 C | QFN24 |

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

| Power Mode | Details | Mode Entry | Wake-Up Sources |
|------------|--|---|--|
| Normal | Core and all peripherals clocked and fully operational | _ | _ |
| Idle | Core haltedAll peripherals clocked and fully operationalCode resumes execution on wake event | Set IDLE bit in PCON0 | Any interrupt |
| Suspend | Core and digital peripherals halted Internal oscillators disabled Code resumes execution on wake event | 1. Switch SYSCLK to HFOSC0 or LPOSC0 2. Set SUSPEND bit in PMU0CF | RTC0 Alarm Event RTC0 Fail Event Port Match Event Comparator 0 Rising Edge |
| Sleep | Most internal power nets shut down Select circuits remain powered Pins retain state All RAM and SFRs retain state Code resumes execution on wake event | Disable unused analog peripherals Set SLEEP bit in PMU0CF | RTC0 Alarm Event RTC0 Fail Event Port Match Event Comparator 0 Rising Edge |

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.6 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pin P2.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P2.7.

- Up to 24 multi-functions I/O pins, supporting digital and analog functions.
- · Flexible priority crossbar decoder for digital peripheral assignment.
- · Two drive strength settings for each pin.
- · Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- · Up to 16 direct-pin interrupt sources with shared interrupt vector (Port Match).

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 20 MHz low power oscillator divided by 8.

- · Provides clock to core and peripherals.
- 20 MHz low power oscillator (LPOSC0), accurate to +/- 10% over supply and temperature corners.
- 24.5 MHz internal oscillator (HFOSC0), accurate to +/- 2% over supply and temperature corners.
- External RTC 32 kHz crystal.
- External RC, C, CMOS, and high-frequency crystal clock options (EXTCLK).
- Clock divider with eight settings for flexible clock scaling: Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.

3.5 Counters/Timers and PWM

Real Time Clock (RTC0)

The RTC is an ultra low power, 36 hour 32-bit independent time-keeping Real Time Clock with alarm. The RTC has a dedicated 32 kHz oscillator. No external resistor or loading capacitors are required, and a missing clock detector features alerts the system if the external crystal fails. The on-chip loading capacitors are programmable to 16 discrete levels allowing compatibility with a wide range of crystals.

The RTC module includes the following features:

- Up to 36 hours (32-bit) of independent time keeping.
- Support for external 32 kHz crystal or internal self-oscillate mode.
- Internal crystal loading capacitors with 16 levels.
- Operation in the lowest power mode and across the full supported voltage range.
- Alarm and oscillator failure events to wake from the lowest power mode or reset the device.

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- · 16-bit time base.
- Programmable clock divisor and clock source selection.
- · Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (edge-aligned operation).
- · Frequency output mode.
- · Capture on rising, falling or any edge.
- · Compare function for arbitrary waveform generation.
- Software timer (internal compare) mode.
- · Integrated watchdog timer.

Timers (Timer 0, Timer 1, Timer 2, and Timer 3)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- · Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- · Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- · 13-bit counter/timer mode
- 16-bit counter/timer mode
- · Dual 8-bit counter/timer mode (Timer 0)

Timer 2 and Timer 3 are 16-bit timers including the following features:

- Clock sources include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
- 16-bit auto-reload timer mode
- · Dual 8-bit auto-reload timer mode
- Comparator 0 or RTC0 capture (Timer 2)
- · Comparator 1 or EXTCLK/8 capture (Timer 3)

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) integrated within the PCA0 peripheral. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software. The state of the RSTb pin is unaffected by this reset.

The Watchdog Timer integrated in the PCA0 peripheral has the following features:

- · Programmable timeout interval
- · Runs from the selected PCA clock source
- · Automatically enabled after any system reset

3.6 Communications and Other Digital Peripherals

Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive)
- · 8- or 9-bit data
- · Automatic start and stop generation

Serial Peripheral Interface (SPI0 and SPI1)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disabled to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

The SPI module includes the following features:

- Supports 3- or 4-wire operation in master or slave modes.
- Supports external clock frequencies up to SYSCLK / 2 in master mode and SYSCLK / 10 in slave mode.
- · Support for four clock phase and polarity options.
- 8-bit dedicated clock clock rate generator.
- · Support for multiple masters on the same data lines.

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds.
- · Support for master, slave, and multi-master modes.
- Hardware synchronization and arbitration for multi-master mode.
- · Clock low extending (clock stretching) to interface with faster masters.
- Hardware support for 7-bit slave and general call address recognition.
- · Firmware support for 10-bit slave address decoding
- · Ability to inhibit all slave states.
- · Programmable data setup/hold times.

10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 10- and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 22 external inputs.
- · Single-ended 10-bit mode.
- · Supports an output update rate of 300 ksps samples per second.
- Operation in low power modes at lower conversion speeds.
- · Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- · Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- · Conversion complete and window compare interrupts supported.
- · Flexible output data formatting.
- Includes an internal 1.65 V fast-settling reference and support for external reference.
- · Integrated temperature sensor.

Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator module includes the following features:

- · Up to 12 external positive inputs.
- · Up to 11 external negative inputs.
- · Additional input options:
 - · Capacitive Sense Comparator output.
 - VDD.
 - · VDD divided by 2.
 - · Internal connection to LDO output.
 - · Direct connection to GND.
- · Synchronous and asynchronous outputs can be routed to pins via crossbar.
- Programmable hysteresis between 0 and +/-20 mV.
- · Programmable response time.
- · Interrupts generated on rising, falling, or both edges.

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page 11, unless stated otherwise.

Table 4.1. Recommended Operating Conditions

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---------------------------------|------------------|-------------------|-----|-----|-----|------|
| Operating Supply Voltage on VDD | V _{DD} | | 1.8 | 2.4 | 3.6 | V |
| Minimum RAM Data Retention | V _{RAM} | Not in Sleep Mode | _ | 1.4 | _ | V |
| Voltage on VDD ¹ | | Sleep Mode | _ | 0.3 | 0.5 | V |
| System Clock Frequency | fsysclk | | 0 | _ | 25 | MHz |
| Operating Ambient Temperature | T _A | | -40 | _ | 85 | °C |

Note:

1. All voltages with respect to GND.

Table 4.2. Power Consumption

| Parameter | Symbol | Conditions | Min | Тур | Max | Units |
|---|---------------------|---|-----|------|--------------|--------|
| Digital Supply Current | | | | | | |
| Normal Mode supply current - Full speed with code executing from | I _{DD} | V _{DD} = 1.8–3.6 V, f _{SYSCLK} = 24.5 MHz | _ | 4.1 | 5.0 | mA |
| flash ^{3, 4, 5} | | V _{DD} = 1.8–3.6 V, f _{SYSCLK} = 20 MHz | _ | 3.5 | _ | mA |
| | | V _{DD} = 1.8–3.6 V, f _{SYSCLK} = 32.768 kHz | _ | 90 | _ | μА |
| Normal Mode supply current frequency sensitivity ^{1, 3, 5} | I _{DDFREQ} | V _{DD} = 1.8–3.6 V, T = 25 °C, f _{SYSCLK} < 14 MHz | _ | 226 | _ | μA/MHz |
| | | V _{DD} = 1.8–3.6 V, T = 25 °C, f _{SYSCLK} > 14 MHz | _ | 120 | _ | μΑ/MHz |
| Idle Mode supply current - Core halted with peripherals running ⁴ , ⁶ | I _{DD} | V _{DD} = 1.8–3.6 V, f _{SYSCLK} = 24.5 MHz | _ | 2.5 | 3.0 | mA |
| | | V _{DD} = 1.8–3.6 V, f _{SYSCLK} = 20 MHz | _ | 1.8 | _ | mA |
| | | V _{DD} = 1.8–3.6 V, f _{SYSCLK} = 32.768 kHz | _ | 84 | _ | μА |
| Idle Mode Supply Current Frequency Sensitivity ^{1,6} | I _{DDFREQ} | V _{DD} = 1.8–3.6 V, T = 25 °C | _ | 95 | _ | μΑ/MHz |
| Suspend Mode Supply Current | I _{DD} | V _{DD} = 1.8–3.6 V | _ | 77 | _ | μΑ |
| Sleep Mode Supply Current with | I _{DD} | 1.8 V, T = 25 °C | _ | 0.60 | _ | μA |
| RTC running from 32.768 kHz crystal | | 3.6 V, T = 25 °C | _ | 0.85 | _ | μΑ |
| | | 1.8 V, T = 85 °C | _ | 1.30 | _ | μA |
| | | 3.6 V, T = 85 °C | _ | 1.90 | _ | μΑ |

| Parameter | Symbol | Conditions | Min | Тур | Max | Units |
|--|---------------------|---|-----|------|-----|-------|
| Sleep Mode Supply Current (RTC | I _{DD} | 1.8 V, T = 25 °C | _ | 0.05 | _ | μA |
| off) | | 3.6 V, T = 25 °C | _ | 0.12 | _ | μA |
| | | 1.8 V, T = 85 °C | _ | 0.75 | _ | μA |
| | | 3.6 V, T = 85 °C | _ | 1.20 | _ | μA |
| V _{DD} Monitor Supply Current | I _{VMON} | | _ | 7 | _ | μA |
| Oscillator Supply Current | I _{HFOSC0} | 25 °C | _ | 300 | _ | μA |
| ADC0 Always-on Power Supply | I _{ADC} | 300 ksps | _ | 800 | _ | μA |
| Current ⁷ | | V _{DD} = 3.0 V | | | | |
| | | Tracking | _ | 680 | _ | μA |
| | | V _{DD} = 3.0 V | | | | |
| Comparator 0 (CMP0) Supply Cur- | I _{CMP} | CPMD = 11 | _ | 0.4 | _ | μA |
| rent | | CPMD = 10 | _ | 2.6 | _ | μA |
| | | CPMD = 01 | _ | 8.8 | _ | μA |
| | | CPMD = 00 | _ | 23 | _ | μA |
| Internal Fast-settling 1.65V ADC0 Reference, Always-on ⁸ | I _{VREFFS} | | _ | 200 | _ | μA |
| On-chip Precision Reference | I _{VREFP} | | _ | 15 | _ | μA |
| Temp sensor Supply Current | I _{TSENSE} | | _ | 35 | _ | μA |
| Programmable Current Reference (IREF0) Supply Current ⁹ | I _{IREF} | Current Source, Either Power Mode, Any Output Code | _ | 10 | _ | μA |
| | | Low Power Mode, Current Sink | _ | 1 | _ | μA |
| | | IREF0DAT = 000001 | | | | |
| | | Low Power Mode, Current Sink | _ | 11 | _ | μA |
| | | IREF0DAT = 111111 | | | | |
| | | High Current Mode, Current Sink | _ | 12 | _ | μA |
| | | IREF0DAT = 000001 | | | | |
| | | High Current Mode, Current Sink | _ | 81 | _ | μA |
| | | IREF0DAT = 111111 | | | | |

Table 4.9. ADC

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|---------------------|--------------------------------------|----------|-------|----------------------|--------|
| Resolution | N _{bits} | | | 10 | | Bits |
| Throughput Rate | f _S | | _ | _ | 300 | ksps |
| Tracking Time | t _{TRK} | | 1.5 | _ | _ | μs |
| Power-On Time | t _{PWR} | | 1.5 | _ | _ | μs |
| SAR Clock Frequency | f _{SAR} | High Speed Mode, | _ | _ | 8.33 | MHz |
| Conversion Time | T _{CNV} | | 13 | _ | _ | Clocks |
| Sample/Hold Capacitor | C _{SAR} | Gain = 1 | _ | 30 | _ | pF |
| | | Gain = 0.5 | _ | 28 | _ | pF |
| Input Pin Capacitance | C _{IN} | | _ | 20 | _ | pF |
| Input Mux Impedance | R _{MUX} | | _ | 5 | _ | kΩ |
| Voltage Reference Range | V _{REF} | | 1 | _ | V _{DD} | V |
| Input Voltage Range ¹ | V _{IN} | Gain = 1 | 0 | _ | V _{REF} | V |
| | | Gain = 0.5 | 0 | _ | 2 x V _{REF} | V |
| Power Supply Rejection Ratio | PSRR _{ADC} | Internal High Speed VREF | _ | 67 | _ | dB |
| | | External VREF | _ | 74 | _ | dB |
| DC Performance | | | | | 1 | |
| Integral Nonlinearity | INL | | _ | ±0.5 | ±1 | LSB |
| Differential Nonlinearity (Guaranteed Monotonic) | DNL | | _ | ±0.5 | ±1 | LSB |
| Offset Error | E _{OFF} | VREF = 1.65 V | -2 | 0 | 2 | LSB |
| Offset Temperature Coefficient | TC _{OFF} | | _ | 0.004 | _ | LSB/°C |
| Slope Error | E _M | | _ | ±0.06 | ±0.24 | % |
| Dynamic Performance 10 kHz Sine | Wave Input | 1dB below full scale, Max throughput | | | I | |
| Signal-to-Noise | SNR | | 54 | 58 | _ | dB |
| Signal-to-Noise Plus Distortion | SNDR | | 54 | 58 | _ | dB |
| Total Harmonic Distortion (Up to 5th Harmonic) | THD | | _ | -73 | _ | dB |
| Spurious-Free Dynamic Range | SFDR | | _ | 75 | _ | dB |
| Note: | <u> </u> | | <u> </u> | | • | |

Note:

1. Absolute input pin voltage is limited by the $V_{\mbox{\scriptsize DD}}$ supply.

Table 4.10. Voltage References

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|----------------------------------|--------------------|----------------|------|------|------|------|
| Internal Fast Settling Reference | | | | | | |
| Output Voltage | V _{REFFS} | | 1.60 | 1.65 | 1.70 | V |

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|----------------------|-----------------|--|-----|-----|-----|------|
| Weak Pull-Up Current | I _{PU} | V _{DD} = 1.8 V | _ | -4 | _ | μA |
| | | V _{IN} = 0 V | | | | |
| | | V _{DD} = 3.6 V | -35 | -20 | _ | μΑ |
| | | V _{IN} = 0 V | | | | |
| Input Leakage | I _{LK} | Weak pullup disabled or pin in analog mode | -1 | _ | 1 | μА |

4.2 Thermal Conditions

Table 4.15. Thermal Conditions

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---------------------------------|---------------|-----------------|-----|-----|-----|------|
| Thermal Resistance ¹ | θ_{JA} | QFN-24 Packages | _ | 35 | _ | °C/W |
| | | QFN-32 Packages | _ | 28 | _ | °C/W |
| | | QFP-32 Packages | | 80 | _ | °C/W |

Note:

4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.16 Absolute Maximum Ratings on page 19 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.16. Absolute Maximum Ratings

| Parameter | Symbol | Test Condition | Min | Max | Unit |
|---|--------------------|--------------------------|-------------|-----------------------|------|
| Ambient Temperature Under Bias | T _{BIAS} | | – 55 | 125 | °C |
| Storage Temperature | T _{STG} | | -65 | 150 | °C |
| Voltage on V _{DD} | V _{DD} | | GND-0.3 | 4.0 | V |
| Voltage on I/O pins or RSTb | V _{IN} | V _{DD} > 2.2 V | GND-0.3 | 5.8 | V |
| | | V _{DD} <= 2.2 V | GND-0.3 | V _{DD} + 3.6 | V |
| Total Current Sunk into Supply Pin | I _{VDD} | | _ | 400 | mA |
| Total Current Sourced out of Ground Pin | I _{GND} | | 400 | _ | mA |
| Current Sourced or Sunk by Any I/O Pin or RSTb | I _{IO} | | -100 | 100 | mA |
| Maximum Total Current through all Port Pins | I _{IOTOT} | | _ | 200 | mA |
| Operating Junction Temperature | TJ | | -40 | 105 | °C |

^{1.} Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.




Figure 4.3. Typical V_{OL} Curves

| Pin | Pin Name | Description | Crossbar Capability | Additional Digital | Analog Functions |
|--------|----------|---------------------|---------------------|--------------------|------------------|
| Number | | | | Functions | |
| 6 | RSTb / | Active-low Reset / | | | |
| | C2CK | C2 Debug Clock | | | |
| 7 | P2.7 / | Multifunction I/O / | | | |
| | C2D | C2 Debug Data | | | |
| 8 | XTAL4 | RTC Crystal | | | XTAL4 |
| 9 | XTAL3 | RTC Crystal | | | XTAL3 |
| 10 | P1.6 | Multifunction I/O | Yes | | ADC0.14 |
| | | | | | CMP0P.7 |
| | | | | | CMP1P.7 |
| 11 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.13 |
| | | | | | CMP0N.6 |
| | | | | | CMP1N.6 |
| 12 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.12 |
| | | | | | CMP0P.6 |
| | | | | | CMP1P.6 |
| 13 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | ADC0.11 |
| | | | | SPI1_NSS | CMP0N.5 |
| | | | | | CMP1N.5 |
| 14 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.10 |
| | | | | SPI1_MOSI | CMP0P.5 |
| | | | | | CMP1P.5 |
| 15 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.9 |
| | | | | SPI1_MISO | CMP0N.4 |
| | | | | | CMP1N.4 |
| 16 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.8 |
| | | | | SPI1_SCK | CMP0P.4 |
| | | | | | CMP1P.4 |
| 17 | P0.7 | Multifunction I/O | Yes | P0MAT.7 | ADC0.7 |
| | | | | INT0.7 | IREF0 |
| | | | | INT1.7 | CMP0N.3 |
| | | | | | CMP1N.3 |
| 18 | P0.6 | Multifunction I/O | Yes | P0MAT.6 | ADC0.6 |
| | | | | CNVSTR | CMP0P.3 |
| | | | | INT0.6 | CMP1P.3 |
| | | | | INT1.6 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|------------------------------|------------------|
| 19 | P0.5 | Multifunction I/O | Yes | P0MAT.5 | ADC0.5 |
| | | | | INT0.5 | CMP0N.2 |
| | | | | INT1.5 | CMP1N.2 |
| 20 | P0.4 | Multifunction I/O | Yes | P0MAT.4 | ADC0.4 |
| | | | | INT0.4 | CMP0P.2 |
| | | | | INT1.4 | CMP1P.2 |
| 21 | P0.3 | Multifunction I/O | Yes | P0MAT.3 | ADC0.3 |
| | | | | EXTCLK | XTAL2 |
| | | | | INT0.3 | CMP0N.1 |
| | | | | INT1.3 | CMP1N.1 |
| 22 | P0.2 | Multifunction I/O | Yes | P0MAT.2 | ADC0.2 |
| | | | | INT0.2 | CMP0P.1 |
| | | | | INT1.2 | CMP1P.1 |
| | | | | | XTAL1 |
| 23 | P0.1 | Multifunction I/O | Yes | P0MAT.1 | ADC0.1 |
| | | | | INT0.1 | AGND |
| | | | | INT1.1 | CMP0N.0 |
| | | | | | CMP1N.0 |
| 24 | P0.0 | Multifunction I/O | Yes | P0MAT.0 | ADC0.0 |
| | | | | INT0.0 | CMP0P.0 |
| | | | | INT1.0 | CMP1P.0 |
| | | | | | VREF |
| Center | GND | Ground | | | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|------------------------------|------------------|
| 8 | P2.6 | Multifunction I/O | Yes | EMIF_WRb | ADC0.22 |
| | | | | | CMP0P.11 |
| | | | | | CMP1P.11 |
| 9 | XTAL4 | RTC Crystal | | | XTAL4 |
| 10 | XTAL3 | RTC Crystal | | | XTAL3 |
| 11 | P2.5 | Multifunction I/O | Yes | EMIF_RDb | ADC0.21 |
| | | | | | CMP0N.10 |
| | | | | | CMP1N.10 |
| 12 | P2.4 | Multifunction I/O | Yes | EMIF_ALE | ADC0.20 |
| | | | | | CMP0P.10 |
| | | | | | CMP1P.10 |
| 13 | P2.3 | Multifunction I/O | Yes | EMIF_A11 | ADC0.19 |
| | | | | | CMP0N.9 |
| | | | | | CMP1N.9 |
| 14 | P2.2 | Multifunction I/O | Yes | EMIF_A10 | ADC0.18 |
| | | | | | CMP0P.9 |
| | | | | | CMP1P.9 |
| 15 | P2.1 | Multifunction I/O | Yes | EMIF_A9 | ADC0.17 |
| | | | | | CMP0N.8 |
| | | | | | CMP1N.8 |
| 16 | P2.0 | Multifunction I/O | Yes | EMIF_A8 | ADC0.16 |
| | | | | | CMP0P.8 |
| | | | | | CMP1P.8 |
| 17 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.15 |
| | | | | EMIF_AD7 | CMP0N.7 |
| | | | | | CMP1N.7 |
| 18 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.14 |
| | | | | EMIF_AD6 | CMP0P.7 |
| | | | | | CMP1P.7 |
| 19 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.13 |
| | | | | EMIF_AD5 | CMP0N.6 |
| | | | | | CMP1N.6 |
| 20 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.12 |
| | | | | EMIF_AD4 | CMP0P.6 |
| | | | | | CMP1P.6 |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|------------------------------|------------------|
| 31 | P0.1 | Multifunction I/O | Yes | P0MAT.1 | ADC0.1 |
| | | | | INTO.1 | AGND |
| | | | | INT1.1 | CMP0N.0 |
| | | | | | CMP1N.0 |
| 32 | P0.0 | Multifunction I/O | Yes | P0MAT.0 | ADC0.0 |
| | | | | INT0.0 | CMP0P.0 |
| | | | | INT1.0 | CMP1P.0 |
| | | | | | VREF |

7. QFN32 Package Specifications

7.1 QFN32 Package Dimensions




Figure 7.1. QFN32 Package Drawing

Table 7.1. QFN32 Package Dimensions

| Dimension | Min | Тур | Max |
|-----------|------|----------|------|
| A | 0.80 | 0.90 | 1.00 |
| A1 | 0.00 | 0.02 | 0.05 |
| b | 0.18 | 0.25 | 0.30 |
| D | | 5.00 BSC | |
| D2 | 3.20 | 3.30 | 3.40 |
| е | | 0.50 BSC | |
| E | | 5.00 BSC | |
| E2 | 3.20 | 3.30 | 3.40 |
| L | 0.30 | 0.40 | 0.50 |
| L1 | 0.00 | _ | 0.15 |
| aaa | _ | _ | 0.15 |

Dimension Min Max

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 2 x 2 array of 1.10 mm x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.3 QFN24 Package Marking




Figure 8.3. QFN24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- · YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

9. QFP32 Package Specifications

9.1 QFP32 Package Dimensions




Figure 9.1. QFP32 Package Drawing

Table 9.1. QFP32 Package Dimensions

| Dimension | Min | Тур | Max | | | | | | |
|-----------|----------|----------|------|--|--|--|--|--|--|
| А | _ | _ | 1.60 | | | | | | |
| A1 | 0.05 | _ | 0.15 | | | | | | |
| A2 | 1.35 | 1.40 | 1.45 | | | | | | |
| b | 0.30 | 0.37 | 0.45 | | | | | | |
| D | | 9.00 BSC | | | | | | | |
| D1 | 7.00 BSC | | | | | | | | |
| е | 0.80 BSC | | | | | | | | |
| Е | | 9.00 BSC | | | | | | | |
| E1 | | 7.00 BSC | | | | | | | |
| L | 0.45 | 0.60 | 0.75 | | | | | | |
| aaa | 0.20 | | | | | | | | |

Table of Contents

| 1. | Feature List | . 1 |
|----|--|-----|
| 2. | Ordering Information | . 2 |
| 3. | System Overview | . 4 |
| | 3.1 Introduction | . 4 |
| | 3.2 Power | . 5 |
| | 3.3 I/O | . 5 |
| | 3.4 Clocking | . 5 |
| | 3.5 Counters/Timers and PWM | . 6 |
| | 3.6 Communications and Other Digital Peripherals | . 7 |
| | 3.7 Analog | . 8 |
| | 3.8 Reset Sources | .10 |
| | 3.9 Debugging | .10 |
| | 3.10 Bootloader | .10 |
| 4. | Electrical Specifications | 11 |
| | 4.1 Electrical Characteristics | .11 |
| | 4.2 Thermal Conditions | .19 |
| | 4.3 Absolute Maximum Ratings | .19 |
| | 4.4 Typical Performance Curves | .20 |
| 5. | Typical Connection Diagrams | 22 |
| | 5.1 Power | .22 |
| | 5.2 Other Connections | .22 |
| 6. | Pin Definitions | 23 |
| | 6.1 EFM8SB2x-QFN32 Pin Definitions | .23 |
| | 6.2 EFM8SB2x-QFN24 Pin Definitions | .27 |
| | 6.3 EFM8SB2x-QFP32 Pin Definitions | .30 |
| 7. | QFN32 Package Specifications | 34 |
| | 7.1 QFN32 Package Dimensions. | .34 |
| | 7.2 QFN32 PCB Land Pattern | .36 |
| | 7.3 QFN32 Package Marking | .37 |
| 8. | QFN24 Package Specifications | 38 |
| | 8.1 QFN24 Package Dimensions. | |
| | 8.2 QFN24 PCB Land Pattern | |
| | 8.3 QFN24 Package Marking | |
| 9. | QFP32 Package Specifications | 42 |
| | 9.1 QFP32 Package Dimensions | |
| | | |

| 9.2 QFP32 PCB Land Pattern . | | | | | | | | | | | | | .44 |
|------------------------------|--|--|--|--|--|--|--|--|--|--|--|--|-----|
| 9.3 QFP32 Package Marking . | | | | | | | | | | | | | .45 |
| Γable of Contents | | | | | | | | | | | | | 46 |