

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	24
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 23x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-QFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8sb20f64g-a-qfp32

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC Channels	Comparator Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8SB20F16G-A-QFN24	16	4352	16	15	8	Yes	-40 to +85 C	QFN24

3. System Overview

3.1 Introduction




Figure 3.1. Detailed EFM8SB2 Block Diagram

3.5 Counters/Timers and PWM

Real Time Clock (RTC0)

The RTC is an ultra low power, 36 hour 32-bit independent time-keeping Real Time Clock with alarm. The RTC has a dedicated 32 kHz oscillator. No external resistor or loading capacitors are required, and a missing clock detector features alerts the system if the external crystal fails. The on-chip loading capacitors are programmable to 16 discrete levels allowing compatibility with a wide range of crystals.

The RTC module includes the following features:

- Up to 36 hours (32-bit) of independent time keeping.
- Support for external 32 kHz crystal or internal self-oscillate mode.
- Internal crystal loading capacitors with 16 levels.
- Operation in the lowest power mode and across the full supported voltage range.
- Alarm and oscillator failure events to wake from the lowest power mode or reset the device.

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- · 16-bit time base.
- Programmable clock divisor and clock source selection.
- · Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (edge-aligned operation).
- · Frequency output mode.
- · Capture on rising, falling or any edge.
- · Compare function for arbitrary waveform generation.
- Software timer (internal compare) mode.
- · Integrated watchdog timer.

Timers (Timer 0, Timer 1, Timer 2, and Timer 3)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- · Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- · Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- · 13-bit counter/timer mode
- 16-bit counter/timer mode
- · Dual 8-bit counter/timer mode (Timer 0)

Timer 2 and Timer 3 are 16-bit timers including the following features:

- Clock sources include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
- 16-bit auto-reload timer mode
- · Dual 8-bit auto-reload timer mode
- Comparator 0 or RTC0 capture (Timer 2)
- · Comparator 1 or EXTCLK/8 capture (Timer 3)

10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 10- and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 22 external inputs.
- · Single-ended 10-bit mode.
- · Supports an output update rate of 300 ksps samples per second.
- Operation in low power modes at lower conversion speeds.
- · Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- · Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- · Conversion complete and window compare interrupts supported.
- · Flexible output data formatting.
- Includes an internal 1.65 V fast-settling reference and support for external reference.
- · Integrated temperature sensor.

Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator module includes the following features:

- · Up to 12 external positive inputs.
- · Up to 11 external negative inputs.
- · Additional input options:
 - · Capacitive Sense Comparator output.
 - VDD.
 - · VDD divided by 2.
 - · Internal connection to LDO output.
 - · Direct connection to GND.
- · Synchronous and asynchronous outputs can be routed to pins via crossbar.
- Programmable hysteresis between 0 and +/-20 mV.
- · Programmable response time.
- · Interrupts generated on rising, falling, or both edges.

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- · The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- · External port pins are forced to a known state.
- · Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- · Power-on reset
- · External reset pin
- · Comparator reset
- Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset
- · RTC0 alarm or oscillator failure

3.9 Debugging

The EFM8SB2 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

3.10 Bootloader

All devices come pre-programmed with a UART bootloader. This bootloader resides in flash and can be erased if it is not needed.

Parameter	Symbol	Conditions	Min	Typ	Max	Units
				J 1"		

Note:

- 1. Based on device characterization data; Not production tested.
- 2. SYSCLK must be at least 32 kHz to enable debugging.
- 3. Digital Supply Current depends upon the particular code being executed. The values in this table are obtained with the CPU executing an "sjmp \$" loop, which is the compiled form of a while(1) loop in C. One iteration requires 3 CPU clock cycles, and the flash memory is read on each cycle. The supply current will vary slightly based on the physical location of the sjmp instruction and the number of flash address lines that toggle as a result. In the worst case, current can increase by up to 30% if the sjmp loop straddles a 128-byte flash address boundary (e.g., 0x007F to 0x0080). Real-world code with larger loops and longer linear sequences will have few transitions across the 128-byte address boundaries.
- 4. Includes supply current from regulator and oscillator source (24.5 MHz high-frequency oscillator, 20 MHz low-power oscillator, or 32.768 kHz RTC oscillator).
- 5. IDD can be estimated for frequencies < 10 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range, then adding an offset of 90 μ A. When using these numbers to estimate I_{DD} for > 10 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 3.0 V; F = 20 MHz, I_{DD} = 4.1 mA (25 MHz 20 MHz) x 0.120 mA/MHz = 3.5 mA assuming the same oscillator setting.
- 6. Idle IDD can be estimated by taking the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: $V_{DD} = 3.0 \text{ V}$; F = 5 MHz, Idle $I_{DD} = 2.5 \text{ mA} (25 \text{ MHz} 5 \text{ MHz}) \times 0.095 \text{ mA/MHz} = 0.6 \text{ mA}$.
- 7. ADC0 always-on power excludes internal reference supply current.
- 8. The internal reference is enabled as-needed when operating the ADC in burst mode to save power.
- 9. IREF0 supply current only. Does not include current sourced or sunk from IREF0 output pin.

Table 4.3. Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Supply Monitor Threshold	V_{VDDM}	Reset Trigger	1.7	1.75	1.8	V
	V _{WARN}	Early Warning	1.8	1.85	1.9	V
VDD Supply Monitor Turn-On Time	t _{MON}		_	300	_	ns
Power-On Reset (POR) Monitor Threshold	V _{POR}	Initial Power-On (Rising Voltage on V _{DD})	_	0.75	_	V
		Falling Voltage on V _{DD}	0.7	0.8	0.9	V
		Brownout Recovery (Rising Voltage on V _{DD})	_	0.95	_	V
V _{DD} Ramp Time	t _{RMP}	Time to V _{DD} ≥ 1.8 V	_	_	3	ms
Reset Delay	t _{RST}	Time between release of reset source and code execution	_	10	_	μs
RST Low Time to Generate Reset	t _{RSTL}		15	_	_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t _{MCD}	F _{SYSCLK} > 1 MHz	100	650	1000	μs
Missing Clock Detector Trigger Frequency	F _{MCD}		_	7	10	kHz

Table 4.4. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time ¹	t _{WRITE}	One Byte	57	64	71	μs
Erase Time ¹	t _{ERASE}	One Page	28	32	36	ms

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Endurance (Write/Erase Cycles)	N _{WE}		1 k	30 k	_	Cycles

Note:

- 1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.
- 2. Data Retention Information is published in the Quarterly Quality and Reliability Report.

Table 4.5. Power Management Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Idle Mode Wake-up Time	t _{IDLEWK}		2	_	3	SYSCLKs
Suspend Mode Wake-up Time	t _{SUS-} PENDWK	CLKDIV = 0x00 Precision Osc.	_	400	_	ns
		CLKDIV = 0x00 Low Power Osc.	_	1.3	_	μs
Sleep Mode Wake-up Time	t _{SLEEPWK}		_	2	_	μs

Table 4.6. Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
High Frequency Oscillator 0 (24.5 MHz)								
Oscillator Frequency	f _{HFOSC0}	Full Temperature and Supply Range	24	24.5	25	MHz		
Low Power Oscillator (20 MHz)								
Oscillator Frequency	f _{LPOSC}	Full Temperature and Supply Range	18	20	22	MHz		
RTC in Self-Oscillate Mode								
Oscillator Frequency	f _{LFOSC}	Bias Off	_	12 ± 5	_	kHz		
		Bias On	_	25 ± 10	_	kHz		

Table 4.7. Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f _{XTAL}		0.02	-	25	MHz

Table 4.8. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f _{CMOS}		0	_	25	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	tсмоsн		18	_	_	ns
External Input CMOS Clock Low Time	t _{CMOSL}		18	_	_	ns

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Positive Hysterisis	HYS _{CP+}	CPHYP = 00	_	0.4	_	mV
Mode 0 (CPMD = 00)		CPHYP = 01	_	8	_	mV
		CPHYP = 10	_	16	_	mV
		CPHYP = 11	_	32	_	mV
Negative Hysterisis	HYS _{CP}	CPHYN = 00	_	-0.4	_	mV
Mode 0 (CPMD = 00)		CPHYN = 01	_	-8	_	mV
		CPHYN = 10	_	-16	_	mV
		CPHYN = 11	_	-32	_	mV
Positive Hysterisis	HYS _{CP+}	CPHYP = 00	_	0.5	_	mV
Mode 1 (CPMD = 01)		CPHYP = 01	_	6	_	mV
		CPHYP = 10	_	12	_	mV
		CPHYP = 11	_	24	_	mV
Negative Hysterisis	HYS _{CP}	CPHYN = 00	_	-0.5	_	mV
Mode 1 (CPMD = 01)		CPHYN = 01	_	-6	_	mV
		CPHYN = 10	_	-12	_	mV
		CPHYN = 11	_	-24	_	mV
Positive Hysterisis	HYS _{CP+}	CPHYP = 00	_	0.7	_	mV
Mode 2 (CPMD = 10)		CPHYP = 01	_	4.5	_	mV
		CPHYP = 10	_	9	_	mV
		CPHYP = 11	_	18	_	mV
Negative Hysterisis	HYS _{CP} -	CPHYN = 00	_	-0.6	_	mV
Mode 2 (CPMD = 10)		CPHYN = 01	_	-4.5	_	mV
		CPHYN = 10	_	- 9	_	mV
		CPHYN = 11	_	-18	_	mV
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	1.5	_	mV
Mode 3 (CPMD = 11)		CPHYP = 01	_	4	_	mV
		CPHYP = 10	_	8	_	mV
		CPHYP = 11	_	16	_	mV
Negative Hysteresis	HYS _{CP}	CPHYN = 00	_	-1.5	_	mV
Mode 3 (CPMD = 11)		CPHYN = 01	_	-4	_	mV
		CPHYN = 10	_	-8	_	mV
		CPHYN = 11	_	-16	_	mV
Input Range (CP+ or CP-)	V _{IN}		-0.25	_	V _{DD} +0.25	V
Input Pin Capacitance	C _{CP}		_	12	_	pF
Common-Mode Rejection Ratio	CMRR _{CP}		_	70	_	dB
Power Supply Rejection Ratio	PSRR _{CP}		_	72	_	dB
Input Offset Voltage	V _{OFF}	T _A = 25 °C	-10	0	10	mV

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
19	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
				EMIF_AD5	CMP0N.6
					CMP1N.6
20	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
				EMIF_AD4	CMP0P.6
					CMP1P.6
21	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
				SPI1_NSS	CMP0N.5
				EMIF_AD3	CMP1N.5
22	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
				SPI1_MOSI	CMP0P.5
				EMIF_AD2	CMP1P.5
23	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
				SPI1_MISO	CMP0N.4
				EMIF_AD1	CMP1N.4
24	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
				SPI1_SCK	CMP0P.4
				EMIF_AD0	CMP1P.4
25	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	IREF0
				INT1.7	CMP0N.3
					CMP1N.3
26	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CMP0P.3
				INT0.6	CMP1P.3
				INT1.6	
27	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0N.2
				INT1.5	CMP1N.2
28	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.2
				INT1.4	CMP1P.2
29	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	XTAL2
				INT0.3	CMP0N.1
				INT1.3	CMP1N.1

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
30	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.1
				INT1.2	CMP1P.1
					XTAL1
31	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	AGND
				INT1.1	CMP0N.0
					CMP1N.0
32	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP1P.0
					VREF
Center	GND	Ground			




Figure 6.2. EFM8SB2x-QFN24 Pinout

Table 6.2. Pin Definitions for EFM8SB2x-QFN24

Pin	Pin Name	Description	Crossbar Capability		Analog Functions
Number				Functions	
1	N/C	No Connection			
2	GND	Ground			
3	VDD	Supply Power Input			
4	N/C	No Connection			
5	N/C	No Connection			

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number 8	P2.6	Multifunction I/O	Yes	EMIF_WRb	ADC0.22
	1 2.0	Waltiful Clott 1/O	165	LIVIII _VVIXD	CMP0P.11
					CMP1P.11
9	XTAL4	RTC Crystal			XTAL4
10	XTAL3	RTC Crystal			XTAL3
11	P2.5	Multifunction I/O	Yes	EMIF_RDb	ADC0.21
	F2.5	Waltiful Clion 1/O	res	EMIF_RD0	
					CMP0N.10
40	D0.4	M. Hif Hi	V	ENAIS ALS	CMP1N.10
12	P2.4	Multifunction I/O	Yes	EMIF_ALE	ADC0.20
					CMP0P.10
					CMP1P.10
13	P2.3	Multifunction I/O	Yes	EMIF_A11	ADC0.19
					CMP0N.9
					CMP1N.9
14	P2.2	Multifunction I/O	Yes	EMIF_A10	ADC0.18
					CMP0P.9
					CMP1P.9
15	P2.1	Multifunction I/O	Yes	EMIF_A9	ADC0.17
					CMP0N.8
					CMP1N.8
16	P2.0	Multifunction I/O	Yes	EMIF_A8	ADC0.16
					CMP0P.8
					CMP1P.8
17	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.15
				EMIF_AD7	CMP0N.7
					CMP1N.7
18	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.14
				EMIF_AD6	CMP0P.7
					CMP1P.7
19	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
				EMIF_AD5	CMP0N.6
					CMP1N.6
20	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
				EMIF_AD4	CMP0P.6
					CMP1P.6

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
21	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
				SPI1_NSS	CMP0N.5
				EMIF_AD3	CMP1N.5
22	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
				SPI1_MOSI	CMP0P.5
				EMIF_AD2	CMP1P.5
23	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
				SPI1_MISO	CMP0N.4
				EMIF_AD1	CMP1N.4
24	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
				SPI1_SCK	CMP0P.4
				EMIF_AD0	CMP1P.4
25	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	IREF0
				INT1.7	CMP0N.3
					CMP1N.3
26	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CMP0P.3
				INT0.6	CMP1P.3
				INT1.6	
27	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0N.2
				INT1.5	CMP1N.2
28	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.2
				INT1.4	CMP1P.2
29	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	XTAL2
				INT0.3	CMP0N.1
				INT1.3	CMP1N.1
30	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.1
				INT1.2	CMP1P.1
					XTAL1

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
31	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	AGND
				INT1.1	CMP0N.0
					CMP1N.0
32	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP1P.0
					VREF

7.3 QFN32 Package Marking



Figure 7.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

8. QFN24 Package Specifications

8.1 QFN24 Package Dimensions




Figure 8.1. QFN24 Package Drawing

Table 8.1. QFN24 Package Dimensions

Dimension	Min	Тур	Max					
A	0.70	0.75	0.80					
A1	0.00	0.02	0.05					
b	0.18	0.25	0.30					
D		4.00 BSC						
D2	2.55	2.70	2.80					
е	0.50 BSC							
Е		4.00 BSC						
E2	2.55	2.70	2.80					
L	0.30	0.40	0.50					
L1	0.00	_	0.15					
ааа	_	_	0.15					

8.2 QFN24 PCB Land Pattern




Figure 8.2. QFN24 PCB Land Pattern Drawing

Table 8.2. QFN24 PCB Land Pattern Dimensions

Dimension	Min	Max
C1	3.90	4.00
C2	3.90	4.00
E	0.50	BSC
X1	0.20	0.30
X2	2.70	2.80
Y1	0.65	0.75
Y2	2.70	2.80

Dimension Min Max

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 2 x 2 array of 1.10 mm x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.3 QFN24 Package Marking




Figure 8.3. QFN24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- · YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

9.3 QFP32 Package Marking




Figure 9.3. QFP32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

9.2 QFP32 PCB Land Pattern .													.44
9.3 QFP32 Package Marking .													.45
Γable of Contents													46