

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	M68HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	I²C, SCI, SPI
Peripherals	LED, LVD, POR, PWM
Number of I/O	31
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b SAR
Oscillator Type	External, Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc908ap16acfae

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Memory

S0000 Unimplemented Write: Reset: Reset: Image: Reset:	Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
S000E Unimplemented Rest: Rest: Rest: Image: Rest: Rest: Rest: Rest: S000 Image: Rest: Rest: Rest: S000 Image: Rest: Rest: S000 Image: Rest: Rest: S000 SPI Control Register (SPCR) Rest: SPI Status and Control Register (SPCR) Rest: S0010 SPI Control Register Rest: SPI Status and Control Register (SPCR) Rest: SPI Data Register (SPCR) Rest: S0010 SPI Status and Control Register (SPCR) Rest: SPI Data Register (SCCR) Rest: SCI Control Register (SCCR) Rest: Rest: SO 0 O O Image: Rest: SPI RE Rest: SPI RE Rest: SCI Control Register (SCCR) SPI RE Rest: SCI Control Register (SCCR) SPI RE Rest: SCI Control Register (SCCR) SPI RE Rest: SCI Control Register (SCCR) SCI Control Register (SCCR) Rest: Rest: SCI Control Register (SCCR) COL Rest: Rest: SCI Control Register (SCCR) Rest: Rest: SCI Control Register (SCCR) Rest: Rest: SCI Control Register (SCCR) Rest: Rest: Rest: SCI Control Register (SCCR) Rest: Rest: Rest: SCTE DMARE SCI Control Register (SCCR) NEIE FEIE PIEE S0010 SCI Control Register (SCCR) Read: Rest: Rest: SCI Control Register (SCCR) Read: Rest: Rest: SCTE SCI Control Register (SCCR) Read: Rest: SCTE SCI Control Register (SCCR) Read: Rest: SCTE SCI Control Register (SCCR) Read: Rest: SCTE SCI Control Register (SCCR) Read: Rest: SCTE SCI Control Register (SCCR) Read: Rest: SCTE											
S000E Unimplemented Read: Reset Image: reset	\$000D Unimplemented										
\$000E Unimplemented Write Read: SPI Control Register (SPCR) SPI Control Register (SPCR) SPI E SPIE R SPMSTR CPOL CPHA SPWOM SPE SPTIE \$0010 SPI Control Register (SPCR) Write: 0 0 1 0 0 0 \$0011 SPI Status and Control (SPCR) Read: SPRF ERRIE 0/VFF MODF SPTE MODFEN SPR1 SPR0 \$0011 SPI Status and Control (SPCR) Read: SPRF ERRIE 0/VFF MODF SPTE MODFEN SPR1 SPR0 \$0012 SPI Data Register (SPCR) Read: RT R6 R5 R4 R3 R2 R1 R0 \$0013 SCI Control Register 1 (SCCI Read: R7 R6 R5 R4 R3 R2 R1 R0 \$0014 SCI Control Register 1 (SCCI Read: RC 0 0 0 0 0 0 0 0 0 0<											
S000F Unimplemental Reset: Reset: (SPCR) SPI Control Register Write: (SPCR) SPRIE R SPMSTR CPOL CPHA SPWOM SPE SPTIE S0010 SPI Control Register (SPCR) Reset: 0 0 1 0 1 0 0 0 S0011 SPI Status and Control (SPCR) Reset: 0 0 1 0 1 0 0 0 0 S0011 SPI Status and Control (SPCR) Reset: 0 0 0 1 0 0 0 S0012 SPI Data Register (SPCR) Reset: 0 0 0 1 0 0 0 S0013 SCI Control Register 1 (SCC1) Write: LOOPS ENSCI TXINV M WAKE ILITY PEN PTY Read: (SCC1) SCI Control Register 2 (SCC1) Read: (SCC2) SCIE TCI SCRIE ILIE TE RE RWU SBK S0014 SCI Control Register 3 (SCC3)											
S000F Unimplemented Read: Write: (SPCR) Image: Write: (SPCR) SPI control Register Write: Reset: SPIIE R SPMSTR CPOL CPHA SPWOM SPE SPTIE \$0010 SPI Control Register (SPCR) Read: Register SPIIE R SPMSTR CPOL CPHA SPWOM SPE SPTIE \$0011 SPI Status and Control Register Read: (SPCR) SPIF ERRIE O 0	\$000E	•									
S000F Unimplemented Write: Image: control Register (SPCR) Read: (SPCR) Read: (SPCR) Read: (SPCR) Read: (SPCR) Read: (SPCR) Read: (SPCR) SPRIE Image: Control Register (SPCR) SPRIE O O 1 O 0 0 0 S0010 SPI Status and Control Register (SPCR) Read: SPRIE OVRF MODF SPTE MODFEN SPRI SPRI SPRI S0011 SPI Status and Control Register (SPCR) Read: T7 T6 T5 T4 T3 T2 T1 T0 S0012 SPI Data Register (SCC) Write: T7 T6 T5 T4 T3 T2 T1 T0 R0013 SCI Control Register (SCC) Write: LOOPS ENSCI TXINV M WAKE ILITY PEN PTY R0013 SCI Control Register (SCC) Read: SCTE TC SCRIE ILIE TE RE RWU SBK R0014 SCI Control Register (SCC)											
Soliton SPI Control Register (SPCR) Readt Write: SPRIE R SPMSTR CPOL CPHA SPWOM SPE SPTIE S0010 SPI Control Register (SPCR) Reset: 0 0 1 0 0 0 S0111 Register (SPSCR) Write: SPRIE ERRIE OVRF MODF SPTIE MODFEN SPRI SPRID S0011 CSPSCR) Reset: 0 0 0 1 0 0 0 S0012 SPI Data Register (SPDR) Reset: 0 0 0 1 0 0 0 S0013 SCI Control Register 1 (SCC2) Read: (SCC2) TXINV M WAKE ILTY PEN PTY Read: (SCC2) Read: (SCC2) SCTIE TCIE SCRIE ILLE TE RE RWU SBK S0014 SCI Control Register 2 (SCC3) Read: (SCC2) SCTIE TCIE SCRIE ILLE TE RE RWU SBK <td>-</td> <td></td>	-										
	\$000F	Unimplemented									
S0010 SPI Control Register (SPCR) Write: Reset: SPRIE R SPMSTR CPOL CPHA SPWOM SPE SPTIE S0011 SPI Status and Control Register Read: (SPSCR) SPRF ERRIE OVRF MODF SPTE MODFEN SPRI SPRO S0012 SPI Data Register (SPCR) Reset: 0						1			1		
Sourio (SPCR) Write: Reset: 0 0 1 0 1 0	\$0010	SPI Control Register		SPRIE	R	SPMSTR	CPOL	CPHA	SPWOM	SPE	SPTIE
SPI Status and Control Register (SPSC) Read: Register (SPSC) SPRF Reset: ERRIE OVRF MODF SPTE MODFEN SPR1 SPR0 S0012 SPI Data Register (SPDC) Read: R7 R6 R5 R4 R3 R2 R1 R0 S0012 SPI Data Register (SPDR) Write: T7 T6 T5 T4 T3 T2 T1 T0 S0013 SCI Control Register (SCC1) Mrite: LOOPS ENSCI TXINV M WAKE ILTY PEN PTY S0013 SCI Control Register 2 (SCC2) Write: SCTE TCIE SCRIE ILLE TE RE RWU SBK S0014 SCI Control Register 2 (SCC2) Write: SCTE TCIE SCRE ILLE TE RE RWU SBK S0016 SCI Status Register 1 (SCS) Write: SCTE TC SCRF IDLE OR NF FE PE S0017 SCI Status Register 2 (SCC3)	\$0010	(SPCR)									
Sol 1 Sala Biolow Wite: (SPSCR) ERRIE MODFEN SPR1 SPR0 Sol 1 Register (SPSCR) Reset: 0 0 0 1 0 0 0 Sol 12 SPI Data Register (SPDR) Read: (SPDR) R7 R6 R5 R4 R3 R2 R1 R0 Sol 12 SPI Data Register (SPDR) Write: T7 T6 T5 T4 T3 T2 T1 T0 Sol 13 SCI Control Register (SCC) Read: LOOPS ENSCI TXINV M WAKE ILTY PEN PTY Reset: 0 0 0 0 0 0 0 0 0 Sol 14 SCI Control Register 2 (SCC2) Write: SCTIE TCIE SCRIE ILLE TE RE RWU SBK Sol 15 SCI Control Register 3 (SCC3) Write: SCTE TC SCRF IDLE OR 0 0 0 0 0 0					0	1			0	0	0
(SPSCR) Reset: 0 0 0 0 1 0 0 0 \$0012 SPI Data Register (SPDR) Radi (SPDR) R7 R6 R5 R4 R3 R2 R1 R0 \$0012 SPI Data Register (SPDR) Write: T7 T6 T5 T4 T3 T2 T1 T0 \$0013 SCI Control Register 1 (SCC1) Read: (SCC2) Read: (SCC2) LOOPS ENSCI TXINV M WAKE ILTY PEN PTY \$0014 SCI Control Register 2 (SCC2) Read: (SCC3) SCTIE TCIE SCRIE ILIE TE RE RWU SBK \$0015 SCI Control Register 2 (SCC3) Write: SCTIE TC SCRIE ILIE TE RE PEUE PEIE PEIE <td>0011</td> <td></td> <td></td> <td>SPRF</td> <td>ERRIE</td> <td>OVRF</td> <td>MODE</td> <td>SPIE</td> <td>MODFEN</td> <td>SPR1</td> <td>SPR0</td>	0011			SPRF	ERRIE	OVRF	MODE	SPIE	MODFEN	SPR1	SPR0
Sould SPI Data Register (SPDR) Read: Price R7 R6 R5 R4 R3 R2 R1 R0 Sould SPI Data Register (SPDR) Reset: T7 T6 T5 T4 T3 T2 T1 T0 Sould SCI Control Register 1 (SCC) Read: (SCC) Read: Write: LOOPS ENSCI TXINV M WAKE ILTY PEN PTY Sould SCI Control Register 2 (SCC2) Read: (SCC2) SCTIE TCIE SCRIE ILIE TE RE RWU SBK Sould SCI Control Register 2 (SCC2) Read: (SCC2) SCTIE TCIE SCRIE ILIE TE RE RWU SBK Sould SCI Control Register 3 (SCC2) Write: SCTE TCIE SCRIE ILIE TE RE RWU SBK Sould SCI Control Register 3 (SCC2) Write: SCTE TC SCRF IDLE OR NF FE PE Sould	\$0011										
S0012 SPI Data Register (SPDR) Write: Reset: T7 T6 T5 T4 T3 T2 T1 T0 \$0013 SCI Control Register 1 (SCC1) Read: (SCC2) Read: Write: (SCC2) Read: Peset: LOOPS ENSCI TXINV M WAKE ILTY PEN PTY \$0014 SCI Control Register 2 (SCC2) Read: Write: (SCC2) SCTIE TCIE SCRIE ILIE TE RE RWU SBK \$0014 SCI Control Register 2 (SCC2) Read: Write: Reset: SCTIE TCIE SCRIE ILIE TE RE RWU SBK \$0015 SCI Control Register 3 (SCC3) Write: Reset: SCTE TCIE SCRF IDIA RE ORIE NEIE FEIE PEIE \$0016 SCI Status Register 1 (SCS1) Write: Reset: U U 0 0 0 0 0 \$0016 SCI Status Register 2 (SCS2) Write: (SCRP) Read: R7 R6 R5 R4 R3 R2 R1									i		
30012 (SPDR) Write: 17 10 13 12 11 10 Reset: Unaffected by reset \$0013 SCI Control Register 1 (SCC1) Read: LOOPS ENSCI TXINV M WAKE ILTY PEN PTY \$0014 SCI Control Register 2 (SCC2) Read: LOOPS ENSCI TXINV M WAKE ILTY PEN PTY \$0014 SCI Control Register 2 (SCC2) Read: LOOPS ENSCI TXINV M WAKE ILTY PEN PTY \$0015 SCI Control Register 2 (SCC2) Read: SCTIE TCIE SCRIE ILIE TE RE RWU SBK \$0015 SCI Control Register 3 (SCC3) Write: SCTE TC SCRF IDLE ORIE NEIE FEIE PEIE \$0016 SCI Status Register 1 (SCS1) Write: Read: I 0 0 0 0 0 \$0017 SCI Status Register 2 (SCS2) Write: I 1 0 0 0 0 0	¢0010	SPI Data Register									
S0013 SCI Control Register 1 (SCC) Read: Write: Reset: LOOPS ENSCI TXINV M WAKE ILTY PEN PTY S0014 SCI Control Register 2 (SCC) Read: Write: 0	\$0012	(SPDR)		17	16	15			12	11	10
S0013 SCI Control Register 1 (SCC1) Write: Reset: LOOPS ENSCI TXINV M WAKE ILTY PEN PTY S0014 SCI Control Register 2 (SCC2) 0						Ì	Unaffecte	a by reset	1		
SO14 SCI Control Register 2 (SCC) Read: Write: SCTIE TCIE SCRIE ILIE TE RE RWU SBK \$0014 SCI Control Register 2 (SCC) Mrite: SCTIE TCIE SCRIE ILIE TE RE RWU SBK \$0015 SCI Control Register 3 (SCC) Read: R8 T8 DMARE DMATE ORIE NEIE FEIE PEIE \$0016 SCI Status Register 1 (SCS1) Write: TC SCRF IDLE OR NF FE PE \$0017 SCI Status Register 2 (SCS2) Write: TC SCRF IDLE OR NF FE PE \$0017 SCI Status Register 2 (SCS2) Write: T 1 0 0 0 0 0 0 \$0018 SCI Data Register 3 (SCS2) Write: T7 T6 T5 T4 T3 T2 T1 T0 \$0018 SCI Data Register (SCSP) Read: O O	\$0013			LOOPS	ENSCI	TXINV	М	WAKE	ILTY	PEN	PTY
S0014 SCI Control Register 2 (SCC2) Write: Reset: SCTIE TCIE SCRIE ILIE TE RE RWU SBK 80015 SCI Control Register 3 (SCC3) Write: Reset: 0		(5001)		0	0	0	0	0	0	0	0
SOU14 (SCC2) Write: 0	\$ 0014	SCI Control Register 2		SCTIE	TCIE	SCRIE	ILIE	TE	RE	RWU	SBK
S0015SCI Control Register (SCG)Read: Write: Reset:R8 T8T8DMAREDMATEORIENEIEFEIEPEIE 0015 SCI Status Register 1 (SC1)Read:UU00000 80016 SCI Status Register 1 (SC1)Write:SCTETCSCRFIDLEORNFFEPE 80017 SCI Status Register 2 (SC2)Write:I1000000 80017 SCI Status Register 2 (SC2)Write:III <td< td=""><td>\$0014</td><td colspan="2"></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	\$0014										
S0015 SCI Control Register 3 (SCC3) Write: Reset: T8 DMARE DMATE ORIE NEIE FEIE PEIE 80015 SCI Control Register 3 (SCC3) Write: I U U 0<					0	0	0	0	0	0	0
S0013 (SC3) Write: Reset: U U 0	¢0015	SCI Control Register 3		R8	Т8	DMARE	DMATE	ORIE	NEIE	FEIE	PEIE
	\$0015										
\$0016 SCI Status Register 1 (SCS1) Write: Reset: 1 1 0 0 0 0 0 \$0017 SCI Status Register 2 (SCS2) Read: 0 0 0 0 0 0 0 0 0 0 \$0017 SCI Status Register 2 (SCS2) Write: Image: Comparison of the comparison									i		
Reset: 1 1 0 <td>\$001C</td> <td>CCI Status Decister 1 (SCS1)</td> <td></td> <td>SUIE</td> <td></td> <td>SURF</td> <td>IDLE</td> <td>UK</td> <td></td> <td>FE</td> <td>۲E</td>	\$001C	CCI Status Decister 1 (SCS1)		SUIE		SURF	IDLE	UK		FE	۲E
	φυυισ	3013 action negative 1 (3031)	-	1	4	0	0	0	0	0	0
\$0017 SCI Status Register 2 (SCS2) Write: Image: Sci Status Register 2 (SCS2) Write: Image: Reset: 0						1		1			
S0018 SCI Data Register (SCDR) Reset: 0	\$0017	SCI Status Register 2 (SCS2)		0	0	0	0	0	0	DRF	nrr
\$0018 SCI Data Register (SCDR) Read: Write: R7 R6 R5 R4 R3 R2 R1 R0 \$0018 SCI Data Register (SCDR) Write: T7 T6 T5 T4 T3 T2 T1 T0 \$0019 SCI Baud Rate Register (SCBR) Read: Nrite: 0 0 SCP1 SCP0 R SCR2 SCR1 SCR0 \$0019 SCI Baud Rate Register (SCBR) 0 0 0 0 0 0 0 0 0	φυστη			0	0	0	0	0	0	0	0
\$0018 SCI Data Register (SCDR) Write: T7 T6 T5 T4 T3 T2 T1 T0 \$0019 SCI Baud Rate Register (SCBR) Write: T7 T6 T5 T4 T3 T2 T1 T0 \$0019 SCI Baud Rate Register (SCBR) Write: 0 0 SCP1 SCP0 R SCR2 SCR1 SCR0 \$0019 SCI Baud Rate Register (SCBR) Write: 0									i		
SO019 SCI Baud Rate Register (SCBR) Reset: Unaffected by reset \$0019 SCI Baud Rate Register (SCBR) 0 0 SCP1 SCP0 R SCR2 SCR1 SCR0 \$0019 SCI Baud Rate Register (SCBR) 0	\$0018										
\$0019 SCI Baud Rate Register (SCBR) Read: 0 0 SCP1 SCP0 R SCR2 SCR1 SCR0 ************************************	(SCDR)					15					10
\$0019SCI Baud Rate Register (SCBR)Write:SCP1SCP0RSCR2SCR1SCR0Reset:00000000				0	0]
(SCBR) Reset: 0 0 0 0 0 0 0 0 0	\$0019					SCP1	SCP0	R	SCR2	SCR1	SCR0
	<i></i>	(SCBR)		0	0	0	0	0	0	0	0
		U = Unaffected				-	,			1	-

Figure 2-2. Control, Status, and Data Registers (Sheet 2 of 9)



Priority	INT Flag	Address	Vector				
	IF8	\$FFEC	TIM2 Channel 1 Vector (High)				
	ІГО	\$FFED	TIM2 Channel 1 Vector (Low)				
	IF7	\$FFEE	TIM2 Channel 0 Vector (High)				
		\$FFEF	TIM2 Channel 0 Vector (Low)				
	IF6	\$FFF0	TIM1 Overflow Vector (High)				
	IFO	\$FFF1	TIM1 Overflow Vector (Low)				
	IF5	\$FFF2	TIM1 Channel 1 Vector (High)				
	IFD	\$FFF3	TIM1 Channel 1 Vector (Low)				
	IF4	\$FFF4	TIM1 Channel 0 Vector (High)				
	1⊢4		TIM1 Channel 0 Vector (Low)				
	150	\$FFF6	PLL Vector (High)				
	IF3		PLL Vector (Low)				
			IRQ2 Vector (High)				
	162	\$FFF9	IRQ2 Vector (Low)				
	IF1	\$FFFA	IRQ1 Vector (High)				
		\$FFFB	IRQ1 Vector (Low)				
		\$FFFC	SWI Vector (High)				
		\$FFFD	SWI Vector (Low)				
▼	_	\$FFFE	Reset Vector (High)				
Highest		\$FFFF	Reset Vector (Low)				

Table 2-1. Vector Addresses (Continued)

2.4 Random-Access Memory (RAM)

Addresses \$0060 through \$085F (or \$045F) are RAM locations. The location of the stack RAM is programmable. The 16-bit stack pointer allows the stack to be anywhere in the 64k-byte memory space.

NOTE

For correct operation, the stack pointer must point only to RAM locations.

Within page zero are 160 bytes of RAM. Because the location of the stack RAM is programmable, all page zero RAM locations can be used for I/O control and user data or code. When the stack pointer is moved from its reset location at \$00FF, direct addressing mode instructions can access efficiently all page zero RAM locations. Page zero RAM, therefore, provides ideal locations for frequently accessed global variables.



Configuration & Mask Option Registers (CONFIG & MOR)



Central Processor Unit (CPU)

4.6 CPU During Break Interrupts

If a break module is present on the MCU, the CPU starts a break interrupt by:

- Loading the instruction register with the SWI instruction
- Loading the program counter with \$FFFC:\$FFFD or with \$FEFC:\$FEFD in monitor mode

The break interrupt begins after completion of the CPU instruction in progress. If the break address register match occurs on the last cycle of a CPU instruction, the break interrupt begins immediately.

A return-from-interrupt instruction (RTI) in the break routine ends the break interrupt and returns the MCU to normal operation if the break interrupt has been deasserted.

4.7 Instruction Set Summary

Table 4-1 provides a summary of the M68HC08 instruction set.

4.8 Opcode Map

The opcode map is provided in Table 4-2.

Source Form	Operation	Description			Effect on CCR					Opcode	Operand	Cycles
			v	н	I	N	z	С	Address Mode	Ö	g	ပ်
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X ADC opr,SP ADC opr,SP	Add with Carry	$A \gets (A) + (M) + (C)$	\$	\$	_	\$	\$	\$	IMM DIR EXT IX2 IX1 IX SP1 SP2	A9 B9 C9 D9 E9 F9 9EE9 9ED9	ii dd hh II ee ff ff ee ff	2 3 4 3 2 4 5
ADD #opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X ADD opr,SP ADD opr,SP	Add without Carry	A ← (A) + (M)	\$	\$	_	\$	\$	\$	IMM DIR EXT IX2 IX1 IX SP1 SP2	AB BB CB DB EB FB 9EEB 9EDB	ii dd hh II ee ff ff ee ff	2 3 4 3 2 4 5
AIS #opr	Add Immediate Value (Signed) to SP	$SP \gets (SP) + (16 \mathrel{\scriptstyle{\scriptstyle \ll}} M)$	-	-	-	-	-	-	ІММ	A7	ii	2
AIX #opr	Add Immediate Value (Signed) to H:X	$H:X \gets (H:X) + (16 \mathrel{\scriptstyle{\scriptstyle \ll}} M)$	-	-	-	_	-	-	ІММ	AF	ii	2

Table 4-1. Instruction Set Summary

7.5.2.1 Interrupt Status Register 1




Figure 7-12. Interrupt Status Register 1 (INT1)

IF6–IF1 — Interrupt Flags 6–1

These flags indicate the presence of interrupt requests from the sources shown in Table 7-3.

1 = Interrupt request present

0 = No interrupt request present

Bit 0 and Bit 1 — Always read 0

7.5.2.2 Interrupt Status Register 2




Figure 7-13. Interrupt Status Register 2 (INT2)

IF14–IF7 — Interrupt Flags 14–7

These flags indicate the presence of interrupt requests from the sources shown in Table 7-3.

- 1 = Interrupt request present
- 0 = No interrupt request present

7.5.2.3 Interrupt Status Register 3




Figure 7-14. Interrupt Status Register 3 (INT3)

IF21–IF15 — Interrupt Flags 21–15

These flags indicate the presence of an interrupt request from the source shown in Table 7-3.

1 = Interrupt request present

0 = No interrupt request present



Chapter 8 Monitor Mode (MON)

8.1 Introduction

The monitor module allows debugging and programming of the microcontroller unit (MCU) through a single-wire interface with a host computer. Monitor mode entry can be achieved without use of the higher test voltage, V_{TST} , as long as vector addresses \$FFFE and \$FFFF are blank, thus reducing the hardware requirements for in-circuit programming.

8.2 Features

Features of the monitor ROM include:

- Normal user-mode pin functionality
- One pin dedicated to serial communication between monitor ROM and host computer
- Standard mark/space non-return-to-zero (NRZ) communication with host computer
- Execution of code in RAM or FLASH
- FLASH memory security feature⁽¹⁾
- 959 bytes monitor ROM code size (\$FC00-\$FDFF and \$FE10-\$FFCE)
- Monitor mode entry without high voltage, V_{TST}, if reset vector is blank (\$FFFE and \$FFFF contain \$FF)
- Standard monitor mode entry if high voltage, V_{TST}, is applied to IRQ1
- Resident routines for in-circuit programming


8.3 Functional Description

The monitor module receives and executes commands from a host computer. Figure 8-1 shows an example circuit used to enter monitor mode and communicate with a host computer via a standard RS-232 interface.

Simple monitor commands can access any memory address. In monitor mode, the MCU can execute code downloaded into RAM by a host computer while most MCU pins retain normal operating mode functions. All communication between the host computer and the MCU is through the PTA0 pin. A level-shifting and multiplexing interface is required between PTA0 and the host computer. PTA0 is used in a wired-OR configuration and requires a pullup resistor.

^{1.} No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the FLASH difficult for unauthorized users.





NOTE

Reset the TIM counter before writing to the TIM counter modulo registers.

9.9.4 TIM Channel Status and Control Registers

Each of the TIM channel status and control registers:

- Flags input captures and output compares
- Enables input capture and output compare interrupts •
- Selects input capture, output compare, or PWM operation •
- Selects high, low, or toggling output on output compare
- Selects rising edge, falling edge, or any edge as the active input capture trigger
- Selects output toggling on TIM overflow •
- Selects 0% and 100% PWM duty cycle
- Selects buffered or unbuffered output compare/PWM operation

Address: T1SC0, \$0025 and T2SC0, \$0030




Figure 9-9. TIM Channel 0 Status and Control Register (TSC0)

Address:	T1SC1, \$00	28 and T2SC	1, \$0033					
	Bit 7	6	5	4	3	2	1	Bit 0
Read:	CH1F	CH1IE	0	MS1A	ELS1B	ELS1A	TOV1	CH1MAX
Write:	0			IVIS IA	ELGID	ELGIA	1001	CITIWAA
Reset:	0	0	0	0	0	0	0	0

Figure 9-10. TIM Channel 1 Status and Control Register (TSC1)

CHxF — Channel x Flag Bit



Timebase Module (TBM)




Figure 10-1. Timebase Block Diagram

10.4 Timebase Register Description

The timebase has one register, the TBCR, which is used to enable the timebase interrupts and set the rate.




Figure 10-2. Timebase Control Register (TBCR)

TBIF — Timebase Interrupt Flag

This read-only flag bit is set when the timebase counter has rolled over.

- 1 = Timebase interrupt pending
- 0 = Timebase interrupt not pending






Table 11-8 shows the SCI baud rates that can be generated with a 4.9152-MHz bus clock when f_{BUS} is selected as SCI clock source.

SCP1 and SCP0	Prescaler Divisor (PD)	SCR2, SCR1, and SCR0	Baud Rate Divisor (BD)	Baud Rate (f _{BUS} = 4.9152 MHz)		
00	1	000	1	76,800		
00	1	001	2	38,400		
00	1	010	4	19,200		
00	1	011	8	9600		
00	1	100	16	4800		
00	1	101	32	2400		
00	1	110	64	1200		
00	1	111	128	600		
01	3	000	1	25,600		
01	3	001	2	12,800		
01	3	010	4	6400		
01	3	011	8	3200		
01	3	100	16	1600		
01	3	101	32	800		
01	3	110	64	400		
01	3	111	128	200		
10	4	000	1	19,200		
10	4	001	2	9600		
10	4	010	4	4800		
10	4	011	8	2400		
10	4	100	16	1200		
10	4	101	32	600		
10	4	110	64	300		
10	4	111	128	150		
11	13	000	1	5908		
11	13	001	2	2954		
11	13	010	4	1477		
11	13	011	8	739		
11	13	100	16	369		
11	13	101	32	185		
11	13	110	64	92		
11	13	111	128	46		

Table 11-8. SCI Baud Rate Selection Examples



SCI Functional Description



12.5.2.2 Character Transmission

During an SCI transmission, the transmit shift register shifts a character out to the TxD pin. The IRSCI data register (IRSCDR) is the write-only buffer between the internal data bus and the transmit shift register. To initiate an SCI transmission:

- 1. Enable the SCI by writing a logic 1 to the enable SCI bit (ENSCI) in IRSCI control register 1 (IRSCC1).
- 2. Enable the transmitter by writing a logic 1 to the transmitter enable bit (TE) in IRSCI control register 2 (IRSCC2).
- 3. Clear the SCI transmitter empty bit by first reading IRSCI status register 1 (IRSCS1) and then writing to the IRSCDR.
- 4. Repeat step 3 for each subsequent transmission.

At the start of a transmission, transmitter control logic automatically loads the transmit shift register with a preamble of logic 1s. After the preamble shifts out, control logic transfers the IRSCDR data into the transmit shift register. A logic 0 start bit automatically goes into the least significant bit position of the transmit shift register. A logic 1 stop bit goes into the most significant bit position.



Infrared Serial Communications Interface Module (IRSCI)

- Framing error (FE) The FE bit in IRSCS1 is set when a logic 0 occurs where the receiver expects a stop bit. The framing error interrupt enable bit, FEIE, in IRSCC3 enables FE to generate SCI error CPU interrupt requests.
- Parity error (PE) The PE bit in IRSCS1 is set when the SCI detects a parity error in incoming data. The parity error interrupt enable bit, PEIE, in IRSCC3 enables PE to generate SCI error CPU interrupt requests.

12.6 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power- consumption standby modes.

12.6.1 Wait Mode

The SCI module remains active after the execution of a WAIT instruction. In wait mode, the SCI module registers are not accessible by the CPU. Any enabled CPU interrupt request from the SCI module can bring the MCU out of wait mode.

If SCI module functions are not required during wait mode, reduce power consumption by disabling the module before executing the WAIT instruction.

Refer to 7.6 Low-Power Modes for information on exiting wait mode.

12.6.2 Stop Mode

The SCI module is inactive after the execution of a STOP instruction. The STOP instruction does not affect SCI register states. SCI module operation resumes after an external interrupt.

Because the internal clock is inactive during stop mode, entering stop mode during an SCI transmission or reception results in invalid data.

Refer to 7.6 Low-Power Modes for information on exiting stop mode.

12.7 SCI During Break Module Interrupts

The system integration module (SIM) controls whether status bits in other modules can be cleared during interrupts generated by the break module. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state.

To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a two-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic 0. After the break, doing the second step clears the status bit.

12.8 I/O Signals

The two IRSCI I/O pins are:

- PTC6/SCTxD Transmit data
- PTC7/SCRxD Receive data



NOTE

Writing to the TE bit is not allowed when the enable SCI bit (ENSCI) is clear. ENSCI is in SCI control register 1.

RE — Receiver Enable Bit

Setting this read/write bit enables the receiver. Clearing the RE bit disables the receiver but does not affect receiver interrupt flag bits. Reset clears the RE bit.

1 = Receiver enabled

0 = Receiver disabled

NOTE

Writing to the RE bit is not allowed when the enable SCI bit (ENSCI) is clear. ENSCI is in SCI control register 1.

RWU — Receiver Wakeup Bit

This read/write bit puts the receiver in a standby state during which receiver interrupts are disabled. The WAKE bit in IRSCC1 determines whether an idle input or an address mark brings the receiver out of the standby state and clears the RWU bit. Reset clears the RWU bit.

1 = Standby state

0 = Normal operation

SBK — Send Break Bit

Setting and then clearing this read/write bit transmits a break character followed by a logic 1. The logic 1 after the break character guarantees recognition of a valid start bit. If SBK remains set, the transmitter continuously transmits break characters with no logic 1s between them. Reset clears the SBK bit.

1 = Transmit break characters

0 = No break characters being transmitted

NOTE

Do not toggle the SBK bit immediately after setting the SCTE bit. Toggling SBK before the preamble begins causes the SCI to send a break character instead of a preamble.

12.9.3 IRSCI Control Register 3

IRSCI control register 3:

- Stores the ninth SCI data bit received and the ninth SCI data bit to be transmitted
- Enables the following interrupts:
 - Receiver overrun interrupts
 - Noise error interrupts
 - Framing error interrupts
 - Parity error interrupts




Figure 12-14. IRSCI Control Register 3 (IRSCC3)



MMIIC I/O Registers

in this device clock may not change the state of the SCL line if another device clock is still in its low period. Therefore the synchronized clock SCL will be held low by the device which last releases SCL to logic high. Devices with shorter low periods enter a high wait state during this time. When all devices concerned have counted off their low period, the synchronized SCL line will be released and go high, and all devices will start counting their high periods. The first device to complete its high period will again pull the SCL line low. Figure 14-3 illustrates the clock synchronization waveforms.




Figure 14-3. Clock Synchronization

14.5.8 Handshaking

The clock synchronization mechanism can be used as a handshake in data transfer. A slave device may hold the SCL low after completion of one byte data transfer and will halt the bus clock, forcing the master clock into a wait state until the slave releases the SCL line.

14.5.9 Packet Error Code

The packet error code (PEC) for the MMIIC interface is in the form a cyclic redundancy code (CRC). The PEC is generated by hardware for every transmitted and received byte of data. The transmission of the generated PEC is controlled by user software.

The CRC data register, MMCRCDR, contains the generated PEC byte, with three other bits in the MMIIC control registers and status register monitoring and controlling the PEC byte.

14.6 MMIIC I/O Registers

These I/O registers control and monitor MMIIC operation:

- MMIIC address register (MMADR) \$0048
- MMIIC control register 1 (MMCR1) \$0049
- MMIIC control register 2 (MMCR2) \$004A
- MMIIC status register (MMSR) \$004B
- MMIIC data transmit register (MMDTR) \$004C
- MMIIC data receive register (MMDRR) \$004D
- MMIIC CRC data register (MMCRCDR) \$004E
- MMIIC frequency divide register (MMFDR) \$004F



Multi-Master IIC Interface (MMIIC)

Under normal operation, the user software should clear MMTXAK bit before setting MMCRCBYTE bit to ensure that an acknowledge signal is sent when no CRC error is detected.

The MMCRCBYTE bit should not be set in transmit mode. This bit is cleared by the next START signal. Reset also clears this bit.

- 1 = Next receiving byte is the packet error checking (PEC) data
- 0 = Next receiving byte is not PEC data

14.6.3 MMIIC Control Register 2 (MMCR2)




Figure 14-6. MMIIC Control Register 2 (MMCR2)

MMALIF — Arbitration Loss Interrupt Flag

This flag is set when software attempt to set MMAST but the MMBB has been set by detecting the start condition on the lines or when the MMIIC is transmitting a "1" to SDA line but detected a "0" from SDA line in master mode — an arbitration loss. This bit generates an interrupt request to the CPU if the MMIEN bit in MMCR1 is set. This bit is cleared by writing "0" to it or by reset.

- 1 = Lost arbitration in master mode
- 0 = No arbitration lost

MMNAKIF — No AcKnowledge Interrupt Flag (Master Mode)

This flag is only set in master mode (MMAST = 1) when there is no acknowledge bit detected after one data byte or calling address is transferred. This flag also clears MMAST. MMNAKIF generates an interrupt request to CPU if the MMIEN bit in MMCR1 is set. This bit is cleared by writing "0" to it or by reset.

- 1 = No acknowledge bit detected
- 0 = Acknowledge bit detected

MMBB — MMIIC Bus Busy Flag

This flag is set after a start condition is detected (bus busy), and is cleared when a stop condition (bus idle) is detected or the MMIIC is disabled. Reset clears this bit.

- 1 = Start condition detected
- 0 = Stop condition detected or MMIIC is disabled

MMAST — MMIIC Master Control

This bit is set to initiate a master mode transfer. In master mode, the module generates a start condition to the SDA and SCL lines, followed by sending the calling address stored in MMADR. When the MMAST bit is cleared by MMNAKIF set (no acknowledge) or by software, the module generates the stop condition to the lines after the current byte is transmitted.

If an arbitration loss occurs (MMALIF = 1), the module reverts to slave mode by clearing MMAST, and releasing SDA and SCL lines immediately.

This bit is cleared by writing "0" to it or by reset.

- 1 = Master mode operation
- 0 =Slave mode operation





MMRW — MMIIC Master Read/Write

This bit is transmitted out as bit 0 of the calling address when the module sets the MMAST bit to enter master mode. The MMRW bit determines the transfer direction of the data bytes that follows. When it is "1", the module is in master receive mode. When it is "0", the module is in master transmit mode. Reset clears this bit.

1 = Master mode receive

0 = Master mode transmit

MMCRCEF — MMIIC CRC Error Flag

This flag is set when a CRC error is detected, and cleared when no CRC error is detected. The MMCRCEF is only meaningful after receiving a PEC data. This flag is unaffected by reset.

1 = CRC error detected on PEC byte

0 = No CRC error detected on PEC byte

14.6.4 MMIIC Status Register (MMSR)




Figure 14-7. MMIIC Status Register (MMSR)

MMRXIF — MMIIC Receive Interrupt Flag

This flag is set after the data receive register (MMDRR) is loaded with a new received data. Once the MMDRR is loaded with received data, no more received data can be loaded to the MMDRR register until the CPU reads the data from the MMDRR to clear MMRXBF flag. MMRXIF generates an interrupt request to CPU if the MMIEN bit in MMCR is also set. This bit is cleared by writing "0" to it or by reset; or when the MMEN = 0.

1 = New data in data receive register (MMDRR)

0 = No data received

MMTXIF — MMIIC Transmit Interrupt Flag

This flag is set when data in the data transmit register (MMDTR) is downloaded to the output circuit, and that new data can be written to the MMDTR. MMTXIF generates an interrupt request to CPU if the MMIEN bit in MMCR is also set. This bit is cleared by writing "0" to it or when the MMEN = 0.

- 1 = Data transfer completed
- 0 = Data transfer in progress

MMATCH — MMIIC Address Match Flag


This flag is set when the received data in the data receive register (MMDRR) is a calling address which matches with the address or its extended addresses (MMEXTAD = 1) specified in the address register (MMADR). The MMATCH flag is set at the 9th clock of the calling address and will be cleared on the 9th clock of the next receiving data. Note: slave transmits do not clear MMATCH.

1 = Received address matches MMADR

0 = Received address does not match



Functional Description





15.3.3 Conversion Time

Conversion starts after a write to the ADSCR. One conversion will take between 16 and 17 ADC clock cycles, therefore:

Number of bus cycles = conversion time \times bus frequency



SDA and SCL — Multi-Master IIC Data and Clock

The SDA and SCL pins are multi-master IIC data and clock pins. Setting the MMEN bit in the MMIIC control register 1 (MMCR1) configures the PTB0/SDA and PTB1/SCL pins for MMIIC function and overrides any control from the port I/O logic.

TxD and RxD — SCI Transmit and Receive Data

The TxD and RxD pins are SCI transmit and receive data pins. Setting the ENSCI bit in the SCI control register 1 (SCC1) configures the PTB2/TxD and PTB3/RxD pins for SCI function and overrides any control from the port I/O logic.

T1CH0 and T1CH1 — Timer 1 Channel I/O

The T1CH0 and T1CH1 pins are the TIM1 input capture/output compare pins. The edge/level select bits, ELSxB:ELSxA, determine whether the PTB4/T1CH0–PTB5/T1CH1 pins are timer channel I/O pins or general-purpose I/O pins.

T2CH0 and T2CH1 — Timer 2 Channel I/O

The T2CH0 and T2CH1 pins are the TIM2 input capture/output compare pins. The edge/level select bits, ELSxB:ELSxA, determine whether the PTB6/T2CH0–PTB7/T2CH1 pins are timer channel I/O pins or general-purpose I/O pins.

16.3.2 Data Direction Register B (DDRB)

Data direction register B determines whether each port B pin is an input or an output. Writing a logic 1 to a DDRB bit enables the output buffer for the corresponding port B pin; a logic 0 disables the output buffer.




Figure 16-7. Data Direction Register B (DDRB)

DDRB[7:0] — Data Direction Register B Bits

These read/write bits control port B data direction. Reset clears DDRB[7:0], configuring all port B pins as inputs.

1 = Corresponding port B pin configured as output

0 = Corresponding port B pin configured as input

NOTE

Avoid glitches on port B pins by writing to the port B data register before changing data direction register B bits from 0 to 1.

Figure 16-8 shows the port B I/O logic.

External Interrupt (IRQ)

- Software clear Software can clear an interrupt latch by writing to the appropriate acknowledge bit in the interrupt status and control register (INTSCR). Writing a logic 1 to the ACK bit clears the IRQ latch.
- Reset A reset automatically clears the interrupt latch.

The external interrupt pin is falling-edge-triggered and is software-configurable to be either falling-edge or falling-edge and low-level-triggered. The MODE bit in the INTSCR controls the triggering sensitivity of the IRQ pin.

When an interrupt pin is edge-triggered only, the interrupt remains set until a vector fetch, software clear, or reset occurs.

When an interrupt pin is both falling-edge and low-level-triggered, the interrupt remains set until both of the following occur:

- Vector fetch or software clear
- Return of the interrupt pin to logic 1

The vector fetch or software clear may occur before or after the interrupt pin returns to logic 1. As long as the pin is low, the interrupt request remains pending. A reset will clear the latch and the MODE1 control bit, thereby clearing the interrupt even if the pin stays low.

When set, the IMASK bit in the INTSCR mask all external interrupt requests. A latched interrupt request is not presented to the interrupt priority logic unless the IMASK bit is clear.

NOTE

The interrupt mask (I) in the condition code register (CCR) masks all interrupt requests, including external interrupt requests.




Figure 17-2. IRQ1 Block Diagram



Low-Voltage Inhibit (LVI)

20.6 Low-Power Modes

The STOP and WAIT instructions put the MCU in low power-consumption standby modes.

20.6.1 Wait Mode


If enabled, the LVI module remains active in wait mode. If enabled to generate resets, the LVI module can generate a reset and bring the MCU out of wait mode.

20.6.2 Stop Mode

If enabled in stop mode (LVISTOP = 1), the LVI module remains active in stop mode. If enabled to generate resets (LVIRSTD = 0), the LVI module can generate a reset and bring the MCU out of stop mode.




5V SPI Characteristics



Note: This first clock edge is generated internally, but is not seen at the SPSCK pin.

a) SPI Master Timing (CPHA = 0)



Note: This last clock edge is generated internally, but is not seen at the SPSCK pin.

b) SPI Master Timing (CPHA = 1)

Figure 22-3. SPI Master Timing