

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT
Number of I/O	21
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4245pvi-ds402

# PSoC<sup>®</sup> 4: PSoC 4200D Family Datasheet




# **Contents**

PSoC 4200D Block Diagram	4
Functional Definition	5
CPU and Memory Subsystem	5
System Resources	5
Analog Block	6
Programmable Digital	
Fixed Function Digital	7
GPIO	7
Pinouts	8
Power	9
Unregulated External Supply	9
Regulated External Supply	
Development Support	
Documentation	9
Online	9
Tools	9
Electrical Specifications	10
Absolute Maximum Ratings	
Device Level Specifications	

Analog Peripherals	13
Digital Peripherals	14
- · · · · · · · · · · · · · · · · · · ·	16
•	16
•	19
Part Numbering Conventions	20
Packaging	
Acronyms	
Document Conventions	
Units of Measure	25
Revision History	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	27
Cypress Developer Community	
Technical Support	



# **PSoC 4200D Block Diagram**



The PSoC 4200D devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial\_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator Integrated Development Environment (IDE) provides fully integrated programming and debug support for PSoC 4200D devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4200D family provides a level of security not possible with multi-chip application solutions or with microcontrollers. This is due to its ability to disable debug features, robust flash protection, and because

it allows customer-proprietary functionality to be implemented in on-chip programmable blocks.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200D with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200D allows the customer to make.



#### Reset

The PSoC 4200D can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration.

#### Analog Block

#### Low-power Comparators

The PSoC 4200D has a pair of low-power comparators, with two different power modes allowing trade-off of power versus response time.


#### **Programmable Digital**

Universal Digital Blocks (UDBs) and Port Interfaces

The PSoC 4200D has four UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control. The UDB array is shown in the following figure.

UDBs can be clocked from a clock divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.


Figure 3. UDB Array



A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs. The port interface is shown in Figure 4.

The UDBs can generate interrupts (one UDB at a time) to the interrupt controller. The UDBs retain the ability to connect to any pin on the chip through the DSI.

Figure 4. Port Interface



Document Number: 001-98044 Rev. \*C



#### **Fixed Function Digital**

#### Timer/Counter/PWM (TCPWM) Block

The TCPWM block uses a16-bit counter with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals, which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention. The PSoC 4200D has four TCPWM blocks.

#### Serial Communication Blocks (SCB)

The PSoC 4200D has three SCBs, which can each implement an I<sup>2</sup>C, UART, or SPI interface.

I<sup>2</sup>C Mode: The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EzI<sup>2</sup>C that creates a mailbox address range in the memory of the PSoC 4200D and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I<sup>2</sup>C peripheral is compatible with the I<sup>2</sup>C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O is implemented with GPIO in open-drain modes.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows

addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated. Note that hardware handshaking is not supported. This is not commonly used and can be implemented with a UDB-based UART in the system, if required.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (essentially adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO to buffer transfers.

#### **GPIO**

The PSoC 4200D has 21 GPIOs in the 25-ball CSP package. The GPIO block implements the following:

- Eight drive strength modes including strong push-pull, resistive pull-up and pull-down, weak (resistive) pull-up and pull-down, open drain and open source, input only, and disabled
- Input threshold select (CMOS or LVTTL)
- Individual control of input and output disables
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode)
- Selectable slew rates for dV/dt related noise control to improve FMI

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity (these signals do not go through the DSI network). DSI signals are not affected by this and any pin may be routed to any UDB through the DSI network.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (4 for the PSoC 4200D).

Document Number: 001-98044 Rev. \*C Page 7 of 28



Table 1. PSoC 4200D Pin Description (continued)

28-Pin	SSOP	25-Ba	II CSP		Alternate Functions for Pins					Pin Description
Pin	Name	Pin	Name	Analog	PRGIO	Alt 1	Alt 2	Alt 3	Alt 4	Fill Description
11	P3.0	D5	P3.0			tcpwm.line[0]	scb[1].uart_rx	scb[1].i2c_sc	scb[1].spi_mosi	P3.0, TCPWM0, SCB1
12	P3.1	C5	P3.1			tcpwm.line_compl[ 0]	scb[1].uart_tx	scb[1].i2c_sd a	scb[1].spi_miso	P3.1, TCPWM0, SCB1
13	P3.2	E5	P3.2			tcpwm.line[1]	scb[1].uart_cts	swd_data	scb[1].spi_clk	P3.2, TCPWM1, SCB1, SWD_IO
14	P3.3	B5	P3.3			tcpwm.line_compl[ 1]	scb[1].uart_rts	swd_clk	scb[1].spi_select 0	P3.3, TCPWM1, SCB1, SWD_CLK
15	P3.4	D4	P3.4						scb[1].spi_select 1	P3.4, SCB1

# Descriptions of the power pin functions are as follows:

**VDDD**: Power supply for the chip.

VSSD: Ground pin.

**VCCD**: Regulated digital supply (1.8 V ±5% if supplied externally).



#### **Power**

The supply voltage range is 1.71 to 5.5 V with all functions and circuits operating over that range.

The PSoC 4200D family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply modes.

#### **Unregulated External Supply**

In this mode, the PSoC 4200D is powered by an External Power Supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation, for instance, the chip can be powered from a battery system that starts at 3.5V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4200D supplies the internal logic and the VCCD output of the PSoC 4200D must be bypassed to ground via an external capacitor.

Bypass capacitors must be used from VDDD to ground, typical practice for systems in this frequency range is to use a capacitor in the 1  $\mu\text{F}$  range in parallel with a smaller capacitor (0.1  $\mu\text{F}$ , for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the Bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Power Supply	Typical Bypass Capacitors
VDDD-VSS	0.1-μF ceramic at each pin plus bulk capacitor 1 to 10 μF.
VCCD-VSS	0.1-µF ceramic capacitor at the VCCD pin

#### **Regulated External Supply**

In this mode, the PSoC 4200D is powered by an external power supply that must be within the range of 1.71 to 1.89 V (1.8  $\pm$ 5%); note that this range needs to include power supply ripple. In this mode, VCCD and VDDD pins are shorted together and bypassed. The internal regulator should be disabled in firmware.

#### **Development Support**

The PSoC 4200D family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

#### **Documentation**

A suite of documentation supports the PSoC 4200D family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide**: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets**: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes**: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual**: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

#### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

#### **Tools**

With industry standard cores, programming, and debugging interfaces, the PSoC 4200D family is part of a development tool ecosystem. Visit us at <a href="https://www.cypress.com/go/psoccreator">www.cypress.com/go/psoccreator</a> for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



# **Electrical Specifications**

# **Absolute Maximum Ratings**

Table 2. Absolute Maximum Ratings<sup>[1]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V <sub>DD_ABS</sub>	Analog or digital supply relative to V <sub>SS</sub> (V <sub>SSD</sub> = V <sub>SSA</sub> )	-0.5	_	6	V	Absolute maximum
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to V <sub>SSD</sub>	-0.5	_	1.95	V	Absolute maximum
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage; V <sub>DDD</sub> or V <sub>DDA</sub>	-0.5	_	V <sub>DD</sub> +0. 5	V	Absolute maximum
SID4	I <sub>GPIO_ABS</sub>	Current per GPIO	-25	-	25	mA	Absolute maximum
SID5	I <sub>G-PIO_injection</sub>	GPIO injection current per pin	-0.5	_	0.5	mA	Absolute maximum
BID44	ESD_HBM	Electrostatic discharge human body model	2200	_	_	V	
BID45	ESD_CDM	Electrostatic discharge charged device model	500	_	_	V	
BID46	LU	Pin current for latch-up	-140	_	140	mA	

#### **Device Level Specifications**

All specifications are valid for -40 °C  $\leq$  TA  $\leq$  85 °C and TJ  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 3. DC Specifications

Spec Id#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID53	$V_{DDD}$	Power supply input voltage unregulated	1.8	_	5.5	V	With on-chip internal regulator enabled
SID255	$V_{DDD}$	Power supply input voltage externally regulated	1.71	1.8	1.89	V	Externally regulated within this range
SID54	V <sub>CCD</sub>	Output voltage (for core logic)	_	1.8	_	V	
SID55	C <sub>EFC</sub>	External regulator voltage bypass	_	0.1	_	μF	X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply decoupling capacitor	_	1	_	μF	X5R ceramic or better
Active Mod	le			•	•	•	1
SID6	I <sub>DD1</sub>	Execute from flash; CPU at 6 MHz	_	2.1	2.85	mA	
SID7	I <sub>DD2</sub>	Execute from flash; CPU at 12 MHz	_	3.6	4	mA	
SID8	I <sub>DD3</sub>	Execute from flash; CPU at 24 MHz	_	5.3	6	mA	
SID9	I <sub>DD4</sub>	Execute from flash; CPU at 48 MHz	_	9.8	13	mA	
Sleep Mod	e			•	•		
SID21	I <sub>DD16</sub>	I <sup>2</sup> C wakeup, WDT, and comparators on. Regulator off.	_	1.45	1.65	mA	V <sub>DD</sub> = 1.71 to 1.89, 6 MHz
SID22	I <sub>DD17</sub>	I <sup>2</sup> C wakeup, WDT, and comparators on.	_	1.8	2.45	mA	V <sub>DD</sub> = 1.8 to 5.5, 6 MHz
SID23	I <sub>DD18</sub>	I <sup>2</sup> C wakeup, WDT, and comparators on. Regulator off.	_	1.6	1.9	mA	V <sub>DD</sub> = 1.71 to 1.89, 12 MHz

#### Note

Document Number: 001-98044 Rev. \*C Page 11 of 28

Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended
periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature
Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



# **Table 3. DC Specifications** (continued)

Spec Id#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions			
SID24	I <sub>DD19</sub>	I <sup>2</sup> C wakeup, WDT, and comparators on.	_	2	2.7	mA	V <sub>DD</sub> = 1.8 to 5.5, 12 MHz			
Deep Sleep	Mode, -40 °C to +	- 60 °C (Guaranteed by characterization	n)				<u>.                                      </u>			
SID30	I <sub>DD25</sub>	I <sup>2</sup> C wakeup and WDT on. Regulator off.	_	2	15	μA	V <sub>DD</sub> = 1.71 to 1.89			
SID31	I <sub>DD26</sub>	I <sup>2</sup> C wakeup and WDT on.	_	2	15	μΑ	$V_{DD} = 1.8 \text{ to } 3.6$			
SID32	I <sub>DD27</sub>	I <sup>2</sup> C wakeup and WDT on.	_	2	15	μΑ	$V_{DD} = 3.6 \text{ to } 5.5$			
Deep Sleep	Mode, +85 °C (G	uaranteed by characterization)					<u>.                                      </u>			
SID33	I <sub>DD28</sub>	I <sup>2</sup> C wakeup and WDT on. Regulator off.	_	4	45	μΑ	V <sub>DD</sub> = 1.71 to 1.89			
SID34	I <sub>DD29</sub>	I <sup>2</sup> C wakeup and WDT on.	_	4	45	μΑ	$V_{DD}$ = 1.8 to 3.6			
SID35	I <sub>DD30</sub>	I <sup>2</sup> C wakeup and WDT on.	_	4	45	μΑ	$V_{DD} = 3.6 \text{ to } 5.5$			
XRES curre	XRES current									
SID307	I <sub>DD_XR</sub>	Supply current while XRES (Active Low) asserted	ı	2	5	mA				

# Table 4. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID48	F <sub>CPU</sub>	CPU frequency	DC	_	48	MHz	$1.71 \le V_{DD} \le 5.5$
SID49	T <sub>SLEEP</sub>	Wakeup from sleep mode	_	0	_	μs	Guaranteed by characterization
SID50	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	_	_	35	μs	Guaranteed by characterization
SID52	T <sub>RESETWIDTH</sub>	External reset pulse width	1	_	_	μs	Guaranteed by characterization

# GPIO

# Table 5. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID57	V <sub>IH</sub> <sup>[2]</sup>	Input voltage high threshold	0.7 × V <sub>DDD</sub>	_	_	V	CMOS Input
SID58	V <sub>IL</sub>	Input voltage low threshold	_	-	0.3 × V <sub>DDD</sub>	V	CMOS Input
SID241	V <sub>IH</sub> <sup>[2]</sup>	LVTTL input, V <sub>DDD</sub> < 2.7 V	0.7× V <sub>DDD</sub>	-	-	٧	
SID242	V <sub>IL</sub>	LVTTL input, V <sub>DDD</sub> < 2.7 V	_	-	0.3 × V <sub>DDD</sub>	٧	
SID243	V <sub>IH</sub> <sup>[2]</sup>	LVTTL input, V <sub>DDD</sub> ≥ 2.7 V	2.0	_	_	V	
SID244	V <sub>IL</sub>	LVTTL input, V <sub>DDD</sub> ≥ 2.7 V	_	_	0.8	V	
SID59	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> -0.6	-	-	٧	I <sub>OH</sub> =4 mA at 3 V V <sub>DDD</sub>
SID60	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> -0.5	_	-	٧	I <sub>OH</sub> = 1 mA at 1.8 V V <sub>DDD</sub>
SID61	V <sub>OL</sub>	Output voltage low level	_	-	0.6	V	I <sub>OL</sub> = 4 mA at 1.8 V V <sub>DDD</sub>

Document Number: 001-98044 Rev. \*C Page 12 of 28

Note 2.  $V_{IH}$  must not exceed  $V_{DDD}$  + 0.2 V.



Table 5. GPIO DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID62	V <sub>OL</sub>	Output voltage low level	_	_	0.6	V	I <sub>OL</sub> = 8 mA at 3 V V <sub>DDD</sub>
SID62A	V <sub>OL</sub>	Output voltage low level	_	_	0.4	V	I <sub>OL</sub> = 3 mA at 3 V V <sub>DDD</sub>
SID63	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID64	R <sub>PULLDOWN</sub>	Pull-down resistor	3.5	5.6	8.5	kΩ	
SID65	I <sub>IL</sub>	Input leakage current (absolute value)	-	_	2	nA	25 °C, V <sub>DDD</sub> = 3.0 V
SID66	C <sub>IN</sub>	Input capacitance	_	_	7	pF	
SID67	V <sub>HYSTTL</sub>	Input hysteresis LVTTL	25	40	-	mV	$V_{DDD} \ge 2.7 \text{ V}$
SID68	V <sub>HYSCMOS</sub>	Input hysteresis CMOS	0.05 × V <sub>DDD</sub>	_	ı	mV	
SID69	I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /Vss	_	_	100	μA	Guaranteed by characterization
SID69A	I <sub>TOT_GPIO</sub>	Maximum Total Source or Sink Chip Current	_	_	200	mA	Guaranteed by characterization

# Table 6. GPIO AC Specifications

(Guaranteed by Characterization)[3]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T <sub>RISEF</sub>	Rise time in fast strong mode	2	-	12	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID71	T <sub>FALLF</sub>	Fall time in fast strong mode	2	-	12	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID72	T <sub>RISES</sub>	Rise time in slow strong mode	10	-	60	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID73	T <sub>FALLS</sub>	Fall time in slow strong mode	10	-	60	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID74	F <sub>GPIOUT1</sub>	GPIO Fout;3.3 V $\leq$ V <sub>DDD</sub> $\leq$ 5.5 V. Fast strong mode.	_	_	33	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID75	F <sub>GPIOUT2</sub>	GPIO Fout;1.7 $V \le V_{DDD} \le 3.3 \text{ V. Fast}$ strong mode.	_	_	16.7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID76	F <sub>GPIOUT3</sub>	GPIO Fout;3.3 V $\leq$ V <sub>DDD</sub> $\leq$ 5.5 V. Slow strong mode.	_	_	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F <sub>GPIOUT4</sub>	GPIO Fout;1.7 V $\leq$ V <sub>DDD</sub> $\leq$ 3.3 V. Slow strong mode.	-	_	3.5	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID246	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V $\leq$ V <sub>DDD</sub> $\leq$ 5.5 V	_	_	48	MHz	90/10% V <sub>IO</sub>

Document Number: 001-98044 Rev. \*C Page 13 of 28

Note
3. Simultaneous switching transitions on many fully-loaded GPIO pins may cause ground perturbations depending on several factors including PCB and decoupling capacitor design. For applications that are very sensitive to ground perturbations, the slower GPIO slew rate setting may be used.



#### XRES

# Table 7. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V <sub>IH</sub>	Input voltage high threshold	0.7 × V <sub>DDD</sub>	_	_	V	CMOS Input
SID78	V <sub>IL</sub>	Input voltage low threshold	_	_	0.3 × V <sub>DDD</sub>	V	CMOS Input
SID79	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID80	C <sub>IN</sub>	Input capacitance	-	3	_	pF	
SID81	V <sub>HYSXRES</sub>	Input voltage hysteresis	-	100	_	mV	Guaranteed by characterization
SID82	I <sub>DIODE</sub>	Current through protection diode to V <sub>DDD</sub> /V <sub>SS</sub>	-	_	100	μA	Guaranteed by characterization

# Table 8. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83	T <sub>RESETWIDTH</sub>	Reset pulse width	1	1	_	μs	Guaranteed by characterization

# **Analog Peripherals**

Comparator

**Table 9. Comparator DC Specifications** 

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID85	V <sub>OFFSET2</sub>	Input offset voltage, Common Mode voltage range from 0 to V <sub>DD</sub> -1	_	_	±4	mV	
SID86	V <sub>HYST</sub>	Hysteresis when enabled, Common Mode voltage range from 0 to V <sub>DD</sub> -1.	_	10	35	mV	Guaranteed by characterization
SID87	V <sub>ICM1</sub>	Input common mode voltage in normal mode	0	_	V <sub>DDD</sub> – 0.1	V	Modes 1 and 2.
SID247	V <sub>ICM2</sub>	Input common mode voltage in low-power mode	0	_	$V_{DDD}$	V	
SID88	CMRR	Common mode rejection ratio	50	-	-	dB	V <sub>DDD</sub> ≥ 2.7 V. Guaranteed by characterization
SID88A	CMRR	Common mode rejection ratio	42	-	-	dB	V <sub>DDD</sub> < 2.7 V. Guaranteed by characterization
SID89	I <sub>CMP1</sub>	Block current, normal mode	_	_	400	μΑ	Guaranteed by characterization
SID248	I <sub>CMP2</sub>	Block current, low power mode	_	-	100	μA	Guaranteed by characterization
SID90	Z <sub>CMP</sub>	DC input impedance of comparator	35	_	_	ΜΩ	Guaranteed by characterization

# Table 10. Comparator AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID91	T <sub>RESP1</sub>	Response time, normal mode	_	_	110	ns	50-mV overdrive
SID258	T <sub>RESP2</sub>	Response time, low power mode	_	_	200	ns	50-mV overdrive

Document Number: 001-98044 Rev. \*C Page 14 of 28



#### Table 14. Fixed UART DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I <sub>UART1</sub>	Block current consumption at 100 Kbits/sec	-	-	55	μΑ	
SID161	I <sub>UART2</sub>	Block current consumption at 1000 Kbits/sec	_	_	312	μA	

#### Table 15. Fixed UART AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F <sub>UART</sub>	Bit rate	_	-	1	Mbps	

SPI Specifications

# Table 16. Fixed SPI DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID163	I <sub>SPI1</sub>	Block current consumption at 1 Mbits/sec	_	-	360	μΑ	
SID164	I <sub>SPI2</sub>	Block current consumption at 4 Mbits/sec	-	_	560	μΑ	
SID165	I <sub>SPI3</sub>	Block current consumption at 8 Mbits/sec	-	ı	600	μΑ	

#### Table 17. Fixed SPI AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID166		SPI operating frequency (master; 6X oversampling)	1	-	8	MHz	

#### Table 18. Fixed SPI Master mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units
SID167	T <sub>DMO</sub>	MOSI valid after Sclock driving edge	_	_	15	ns
SID168	T <sub>DSI</sub>	MISO valid before Sclock capturing edge. Full clock, late MISO Sampling used	20	_	_	ns
SID169	T <sub>HMO</sub>	Previous MOSI data hold time with respect to capturing edge at Slave	0	ı	_	ns

Document Number: 001-98044 Rev. \*C Page 16 of 28



# Table 19. Fixed SPI Slave mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units
SID170	T <sub>DMI</sub>	MOSI valid before Sclock capturing edge	40	_	_	ns
SID171	T <sub>DSO</sub>	MISO valid after Sclock driving edge	_	_	42 + 3 × (1/FCPU)	ns
SID171A	T <sub>DSO_ext</sub>	MISO valid after Sclock driving edge in Ext. Clock mode	_	_	48	ns
SID172	T <sub>HSO</sub>	Previous MISO data hold time	0	_	_	ns
SID172A	T <sub>SSELSCK</sub>	SSEL Valid to first SCK Valid edge	100	-	-	ns

# Memory

# Table 20. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V <sub>PE</sub>	Erase and program voltage	1.71	1	5.5	V	

#### **Table 21. Flash AC Specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T <sub>ROWWRITE</sub>	Row (block) write time (erase and program)	_	-	20	ms	Row (block) = 256 bytes
SID175	T <sub>ROWERASE</sub>	Row erase time	_	_	13	ms	
SID176	T <sub>ROWPROGRAM</sub>	Row program time after erase	_	_	7	ms	
SID178	T <sub>BULKERASE</sub>	Bulk erase time (64 KB)	_	_	35	ms	
SID180	T <sub>DEVPROG</sub>	Total device program time	_	-	15	seconds	Guaranteed by characterization
SID181	F <sub>END</sub>	Flash endurance	100 K	_	-	cycles	Guaranteed by characterization
SID182	F <sub>RET</sub>	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles	20	-	-	years	Guaranteed by characterization
SID182A		Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	-	-	years	Guaranteed by characterization

# **System Resources**

Power-on-Reset and Brown-out Detect (BOD) Specifications

Table 22. Power On Reset

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	_	67	V/ms	At power-up
SID185	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	_	1.45	V	Guaranteed by characterization
SID186	V <sub>FALLIPOR</sub>	Falling trip voltage	0.75	_	1.4	٧	Guaranteed by characterization
BID51	Twupo	Initialization after Power-On	_	1	3	ms	

Document Number: 001-98044 Rev. \*C Page 17 of 28



# Table 23. Brown-out Detect (BOD) for $V_{\mbox{\scriptsize CCD}}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.48	-	1.62		Guaranteed by characterization
SID192	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.11	-	1.5		Guaranteed by characterization

SWD Interface

#### Table 24. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions	
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	_	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency	
SID214	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	-	-	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency	
SID215	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	-	_	ns	Guaranteed by characterization	
SID216	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	-	_	ns	Guaranteed by characterization	
SID217	T_SWDO_VALID	T = 1/f SWDCLK	-	-	0.5*T	ns	Guaranteed by characterization	
SID217A	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_	ns	Guaranteed by characterization	

Internal Main Oscillator

#### Table 25. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	-	-	250	μΑ	
SID219	I <sub>IMO2</sub>	IMO operating current at 24 MHz	1	-	180	μΑ	

#### Table 26. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F <sub>IMOTOL1</sub>	Frequency variation	_	_	±2	%	
SID226	T <sub>STARTIMO</sub>	IMO startup time	_	_	7	μs	
SID228	T <sub>JITRMSIMO2</sub>	RMS Jitter at 24 MHz	_	145	_	ps	

Internal Low-Speed Oscillator

#### Table 27. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I <sub>ILO1</sub>	ILO operating current	ı	0.3	1.05	μΑ	Guaranteed by Characterization

Document Number: 001-98044 Rev. \*C Page 18 of 28



# **Ordering Information**

The PSoC 4200D family part numbers and features are listed in the following table.

Table 32. PSoC 4200D Ordering Information

Category	Marketing Part Number (MPN)	MAX. CPU Speed (MHz)	No. of DMA Channels	Flash (KB)	SRAM (KB)	Low-power Comparators	No. of Universal Digital Blocks (UDB)	Timer/Counter/PWM Blocks (TCPWM)	No. of Serial Communication Blocks (SCB)	PRGIO	No. of GPIOs	Package Type
4045	CY8C4045PVI-DS402	48	8	32	4	2	-	4	3	1	21	28-pin SSOP
1043	CY8C4045FNI-DS402	48	8	32	4	2	-	4	3	1	21	25-ball WLCSP
4245	CY8C4245PVI-DS402	48	8	32	4	2	4	4	3	1	21	28-pin SSOP
7240	CY8C4245FNI-DS402	48	8	32	4	2	4	4	3	1	21	25-ball WLCSP
4246	CY8C4246PVI-DS402	48	8	64	8	2	4	4	3	1	21	28-pin SSOP
7240	CY8C4246FNI-DS402	48	8	64	8	2	4	4	3	1	21	25-ball WLCSP

The nomenclature used in the preceding table is based on the following part numbering convention:


Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
Α	Family	2	4200 Family
В	CPU Speed	4	48 MHz
С	Flash Capacity	5	32 KB
		6	64 KB
DE	Package Code	PV	SSOP
		FN	CSP
F	Temperature Range	I	Industrial
S	Silicon Family	D	PSoC 4D
XYZ	Attributes Code	000-999	Code of feature set in the specific family

Document Number: 001-98044 Rev. \*C Page 20 of 28



# **Part Numbering Conventions**

The part number fields are defined as follows.





# **Packaging**

The description of the PSoC 4200D package dimensions follows.

Spec Id#	!	Package	Description	Package Dwg #
PKG_1			28-pin SSOP, 8 mm × 10 mm × 2.0 mm height with 0.65-mm pitch	51-85079
PKG_2			25-ball CSP, 2.07 mm × 2.11 mm × 0.55 mm height with 0.4-mm pitch	001-97945

# **Table 33. Package Characteristics**

Parameter	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Operating ambient temperature		-40	25	85	°C
T <sub>J</sub>	Operating junction temperature		-40		100	°C
$T_{JA}$	Package θ <sub>JA</sub> (28-pin SSOP)		_	67	-	°C/Watt
$T_JC$	Package θ <sub>JC</sub> (28-pin SSOP)		_	26	-	°C/Watt
$T_{JA}$	Package θ <sub>JA</sub> (25-ball CSP)		_	48	-	°C/Watt
$T_JC$	Package θ <sub>JC</sub> (25-ball CSP)		1	0.47	_	°C/Watt

# Table 34. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All packages	260 °C	30 seconds

# Table 35. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
28-SSOP	MSL 3
25-ball CSP	MSL 1


Document Number: 001-98044 Rev. \*C Page 22 of 28



1.14  $\frac{7.50}{8.10}$ DIMENSIONS IN MILLIMETERS SEATING PLANE .235 MIN.-0° MIN-- 0.65 BSC. GAUGE PLANE 2.00 0.25 MAX. 0.10 0.05 0.21 1.25 REF-- <u>0.55</u> 0.95 51-85079 \*F

Figure 5. 28-Pin SSOP Package Outline

Figure 6. 25-ball CSP 2.07 × 2.11 × 0.55 mm



Note: 1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18 2. ALL DIMENSIONS ARE IN MILLIMETER

2. ALL DIMENSIONS ARE IN MILLIMETER

001-97945 \*\*



# **Acronyms**

Table 36. Acronyms Used in this Document

Acronym	Description			
abus	analog local bus			
ADC	analog-to-digital converter			
AG	analog global			
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus			
ALU	arithmetic logic unit			
AMUXBUS	analog multiplexer bus			
API	application programming interface			
APSR	application program status register			
ARM <sup>®</sup>	advanced RISC machine, a CPU architecture			
ATM	automatic thump mode			
BW	bandwidth			
CAN	Controller Area Network, a communications protocol			
CMRR	common-mode rejection ratio			
CPU	central processing unit			
CRC	cyclic redundancy check, an error-checking protocol			
DAC	digital-to-analog converter, see also IDAC, VDAC			
DFB	digital filter block			
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.			
DMIPS	Dhrystone million instructions per second			
DMA	direct memory access, see also TD			
DNL	differential nonlinearity, see also INL			
DNU	do not use			
DR	port write data registers			
DSI	digital system interconnect			
DWT	data watchpoint and trace			
ECC	error correcting code			
ECO	external crystal oscillator			
EEPROM	electrically erasable programmable read-only memory			
EMI	electromagnetic interference			
EMIF	external memory interface			
EOC	end of conversion			
EOF	end of frame			
EPSR	execution program status register			
ESD	electrostatic discharge			

Table 36. Acronyms Used in this Document (continued)

Acronym	n Description			
ETM	embedded trace macrocell			
FIR				
FPB	finite impulse response, see also IIR			
FS	flash patch and breakpoint			
GPIO	full-speed			
GPIO	general-purpose input/output, applies to a PSoC pin			
HVI	high-voltage interrupt, see also LVI, LVD			
IC	integrated circuit			
IDAC	current DAC, see also DAC, VDAC			
IDE	integrated development environment			
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol			
IIR	infinite impulse response, see also FIR			
ILO	internal low-speed oscillator, see also IMO			
IMO	internal main oscillator, see also ILO			
INL	integral nonlinearity, see also DNL			
I/O	input/output, see also GPIO, DIO, SIO, USBIO			
IPOR	initial power-on reset			
IPSR	interrupt program status register			
IRQ	interrupt request			
ITM	instrumentation trace macrocell			
LCD	liquid crystal display			
LIN	Local Interconnect Network, a communications protocol.			
LR	link register			
LUT	lookup table			
LVD	low-voltage detect, see also LVI			
LVI	low-voltage interrupt, see also HVI			
LVTTL	low-voltage transistor-transistor logic			
MAC	multiply-accumulate			
MCU	microcontroller unit			
MISO	master-in slave-out			
NC	no connect			
NMI	nonmaskable interrupt			
NRZ	non-return-to-zero			
NVIC	nested vectored interrupt controller			
NVL	nonvolatile latch, see also WOL			
opamp	·			
PAL	programmable array logic, see also PLD			
PC	program counter			
PCB	printed circuit board			
L	<u>'</u>			

Document Number: 001-98044 Rev. \*C Page 24 of 28



Table 36. Acronyms Used in this Document (continued)

	Pagarintian			
Acronym PGA	Description			
	programmable gain amplifier			
PHUB	peripheral hub			
PHY	physical layer			
PICU	port interrupt control unit			
PLA	programmable logic array			
PLD	programmable logic device, see also PAL			
PLL	phase-locked loop			
PMDD	package material declaration data sheet			
POR	power-on reset			
PRES	precise power-on reset			
PRS	pseudo random sequence			
PS	port read data register			
PSoC <sup>®</sup>	Programmable System-on-Chip™			
PSRR	power supply rejection ratio			
PWM	pulse-width modulator			
RAM	random-access memory			
RISC	reduced-instruction-set computing			
RMS	root-mean-square			
RTC	real-time clock			
RTL	register transfer language			
RTR	remote transmission request			
RX	receive			
SAR	successive approximation register			
SC/CT	switched capacitor/continuous time			
SCL	I <sup>2</sup> C serial clock			
SDA	I <sup>2</sup> C serial data			
S/H	sample and hold			
SINAD	signal to noise and distortion ratio			
SIO	special input/output, GPIO with advanced features. See GPIO.			
SOC	start of conversion			
SOF	start of frame			
SPI	Serial Peripheral Interface, a communications protocol			
SR	slew rate			
SRAM	static random access memory			
SRES	software reset			
SWD	serial wire debug, a test protocol			
SWV	single-wire viewer			
TD	transaction descriptor, see also DMA			

Table 36. Acronyms Used in this Document (continued)

Acronym	Description			
THD	total harmonic distortion			
TIA	transimpedance amplifier			
TRM	technical reference manual			
TTL	transistor-transistor logic			
TX	transmit			
UART	Universal Asynchronous Transmitter Receiver, a communications protocol			
UDB	universal digital block			
USB	Universal Serial Bus			
USBIO	USB input/output, PSoC pins used to connect to a USB port			
VDAC	voltage DAC, see also DAC, IDAC			
WDT	watchdog timer			
WOL	write once latch, see also NVL			
WRES	watchdog timer reset			
XRES	external reset I/O pin			
XTAL	crystal			

Document Number: 001-98044 Rev. \*C Page 25 of 28



# **Revision History**

Description Title: PSoC <sup>®</sup> 4: PSoC 4200D Family Datasheet Programmable System-on-Chip (PSoC <sup>®</sup> ) Document Number: 001-98044						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	4795389	WKA	06/23/2015	New datasheet		
*A	4931127	WKA	09/23/2015	Removed 28-pin SSOP package. Updated Pinouts. Updated DC Specifications. Removed SID85A, SID247A, SID259, and SID92. Added BID51.		
*B	4958966	WKA	10/12/2015	Updated package dimensions. Updated bulk erase time to 64 KB. Changed SID226 max to 7. Updated T $_{\rm JA}$ typ to 48 and T $_{\rm JC}$ typ to 0.47.		
*C	5759255	WKA	05/31/2017	Added 28-pin SSOP package. Updated Cypress logo, copyright notice, and Sales, Solutions, and Legal Information based on the template.		

Document Number: 001-98044 Rev. \*C Page 27 of 28