

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

| Product Status             | Obsolete  |
|----------------------------|---|
| Core Processor             | Н8/300Н   |
| Core Size                  | 16-Bit  |
| Speed                      | 25MHz   |
| Connectivity               | SCI, SmartCard  |
| Peripherals                | PWM, WDT  |
| Number of I/O              | 70  |
| Program Memory Size        | 128KB (128K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 4K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 8x10b; D/A 2x8b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -20°C ~ 75°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-BFQFP   |
| Supplier Device Package    | 100-QFP (14x14)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/df3024f25v |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

|       | 13.2.1   | Smart Card Mode Register (SCMR)            | 418 |
|-------|----------|--|-----|
|       | 13.2.2   | Serial Status Register (SSR)               | 420 |
|       | 13.2.3   | Serial Mode Register (SMR)                 | 421 |
|       | 13.2.4   | Serial Control Register (SCR)              | 422 |
| 13.3  | Operati  | on   | 423 |
|       | 13.3.1   | Overview                                   | 423 |
|       | 13.3.2   | Pin Connections                            | 423 |
|       | 13.3.3   | Data Format                                | 424 |
|       | 13.3.4   | Register Settings                          | 426 |
|       | 13.3.5   | Clock                                      | 428 |
|       | 13.3.6   | Transmitting and Receiving Data            | 430 |
| 13.4  | Usage I  | Notes                                      | 437 |
|       |          |  |     |
| Secti | on 14    | A/D Converter                              | 441 |
| 14.1  | Overvie  | 2W   | 441 |
|       | 14.1.1   | Features                                   | 441 |
|       | 14.1.2   | Block Diagram                              | 442 |
|       | 14.1.3   | Pin Configuration                          | 443 |
|       | 14.1.4   | Register Configuration                     | 444 |
| 14.2  | Registe  | r Descriptions                             | 445 |
|       | 14.2.1   | A/D Data Registers A to D (ADDRA to ADDRD) | 445 |
|       | 14.2.2   | A/D Control/Status Register (ADCSR)        | 446 |
|       | 14.2.3   | A/D Control Register (ADCR)                | 448 |
| 14.3  | CPU In   | terface                                    | 449 |
| 14.4  | Operati  | on   | 451 |
|       | 14.4.1   | Single Mode (SCAN = 0)                     | 451 |
|       | 14.4.2   | Scan Mode (SCAN = 1)                       | 453 |
|       | 14.4.3   | Input Sampling and A/D Conversion Time     | 455 |
|       | 14.4.4   | External Trigger Input Timing              | 456 |
| 14.5  | Interrup | ots  | 456 |
| 14.6  | Usage l  | Notes                                      | 457 |
|       |          |  |     |
| Secti | on 15    | D/A Converter                              | 463 |
| 15.1  | Overvie  | 2W   | 463 |
|       | 15.1.1   | Features                                   | 463 |
|       | 15.1.2   | Block Diagram                              | 464 |
|       | 15.1.3   | Pin Configuration                          | 465 |
|       | 15.1.4   | Register Configuration                     | 465 |
| 15.2  | Registe  | r Descriptions                             | 466 |
|       | 15.2.1   | D/A Data Registers 0 and 1 (DADR0, DADR1)  | 466 |
|       | 15.2.2   | D/A Control Register (DACR)                | 466 |

Rev. 2.00 Sep 20, 2005 page xvii of xxxviii

## 2.3 Address Space

Figure 2.2 shows a simple memory map for the H8/3024 Group. The H8/300H CPU can address a linear address space with a maximum size of 64 kbytes in normal mode, and 16 Mbytes in advanced mode. For further details see section 3.6, Memory Map in Each Operating Mode.

The 1-Mbyte operating modes use 20-bit addressing. The upper 4 bits of effective addresses are ignored.



Figure 2.2 Memory Map

## 6.5.2 Pin States in Idle Cycle

Table 6.5 shows the pin states in an idle cycle.

## Table 6.5Pin States in Idle Cycle

| Pins                              | Pin State                |
|-----------------------------------|--------------------------|
| A <sub>23</sub> to A <sub>0</sub> | Next cycle address value |
| D <sub>15</sub> to D <sub>0</sub> | High-impedance           |
| CSn                               | High                     |
| ĀS                                | High                     |
| RD                                | High                     |
| HWR                               | High                     |
| LWR                               | High                     |

# 6.6 Bus Arbiter

The bus controller has a built-in bus arbiter that arbitrates between different bus masters. The bus master can be either the CPU or an external bus master. When a bus master has the bus right it can carry out read and write operations. Each bus master uses a bus request signal to request the bus right. At fixed times the bus arbiter determines priority and uses a bus acknowledge signal to grant the bus to a bus master, which can the operate using the bus.

The bus arbiter checks whether the bus request signal from a bus master is active or inactive, and returns an acknowledge signal to the bus master. When two or more bus masters request the bus, the highest-priority bus master receives an acknowledge signal. The bus master that receives an acknowledge signal can continue to use the bus until the acknowledge signal is deactivated.

The bus master priority order is:

(High) External bus master > CPU (Low)

The bus arbiter samples the bus request signals and determines priority at all times, but it does not always grant the bus immediately, even when it receives a bus request from a bus master with higher priority than the current bus master. Each bus master has certain times at which it can release the bus to a higher-priority bus master.



## 6.7 Register and Pin Input Timing

## 6.7.1 Register Write Timing

**ABWCR, ASTCR, WCRH, and WCRL Write Timing:** Data written to ABWCR, ASTCR, WCRH, and WCRL takes effect starting from the next bus cycle. Figure 6.21 shows the timing when an instruction fetched from area 0 changes area 0 from three-state access to two-state access.



Figure 6.21 ASTCR Write Timing

**DDR and CSCR Write Timing:** Data written to DDR or CSCR for the port corresponding to the  $\overline{CSn}$  pin to switch between  $\overline{CSn}$  output and generic input takes effect starting from the  $T_3$  state of the DDR write cycle. Figure 6.22 shows the timing when the  $\overline{CS_1}$  pin is changed from generic input to  $\overline{CS_1}$  output.



Figure 6.22 DDR Write Timing

## 8.2.9 Timer Control Registers (16TCR)

| Channel | Abbreviation | Function   |
|---------|--------------|--|
| 0       | 16TCR0       | 16TCR controls the timer counter. The 16TCRs in all      |
| 1       | 16TCR1       | channels are functionally identical. When phase counting |
| 2       | 16TCR2       | and CKEG0 and TPSC2 to TPSC0 in 16TCR2 are ignored.      |

16TCR is an 8-bit register. The 16-bit timer has three 16TCRs, one in each channel.



Each 16TCR is an 8-bit readable/writable register that selects the timer counter clock source, selects the edge or edges of external clock sources, and selects how the counter is cleared.

16TCR is initialized to H'80 by a reset and in standby mode.

Bit 7—Reserved: This bit cannot be modified and is always read as 1.

Bits 6 and 5—Counter Clear 1 and 0 (CCLR1, CCLR0): These bits select how 16TCNT is cleared.

## Renesas

**Bits 4 and 3—Counter Clear 1 and 0 (CCLR1, CCLR0):** These bits specify the 8TCNT clearing source. Compare match A or B, or input capture B, can be selected as the clearing source.

| Bit 4 | Bit 3 |  |                 |
|-------|-------|--|-----------------|
| CCLR1 | CCLR0 | Description                                |                 |
| 0     | 0     | Clearing is disabled                       | (Initial value) |
|       | 1     | Cleared by compare match A                 |                 |
| 1     | 0     | Cleared by compare match B/input capture B |                 |
|       | 1     | Cleared by input capture B                 |                 |

Note: When input capture B is set as the 8TCNT1 and 8TCNT3 counter clear source, 8TCNT0 and 8TCNT2 are not cleared by compare match B.

**Bits 2 to 0—Clock Select 2 to 0 (CSK2 to CSK0):** These bits select whether the clock input to 8TCNT is an internal or external clock.

Three internal clocks can be selected, all divided from the system clock ( $\phi$ ):  $\phi/8$ ,  $\phi/64$ , and  $\phi/8192$ . The rising edge of the selected internal clock triggers the count.

When use of an external clock is selected, three types of count can be selected: at the rising edge, the falling edge, and both rising and falling edges.

When CKS2, CKS1, CKS0 = 1, 0, 0, channels 0 and 1 and channels 2 and 3 are cascaded.

The incrementing clock source is different when 8TCR0 and 8TCR2 are set, and when 8TCR1 and 8TCR3 are set.



## 9.3 CPU Interface

### 9.3.1 8-Bit Registers

8TCNT, TCORA, TCORB, 8TCR, and 8TCSR are 8-bit registers. These registers are connected to the CPU by an internal 16-bit data bus and can be read and written a word at a time or a byte at a time.

Figures 9.2 and 9.3 show the operation in word read and write accesses to 8TCNT.

Figures 9.4 to 9.7 show the operation in byte read and write accesses to 8TCNT0 and 8TCNT1.



Figure 9.2 8TCNT Access Operation (CPU Writes to 8TCNT, Word)



Figure 9.3 8TCNT Access Operation (CPU Reads 8TCNT, Word)

PER flag is set to 1 the RDRF flag will not be set and both transmitting and receiving will be disabled.





## 13.2.2 Serial Status Register (SSR)

The function of SSR bit 4 is modified in smart card interface mode. This change also causes a modification to the setting conditions for bit 2 (TEND).



Note: \* Only 0 can be written, to clear the flag.

**Bits 7 to 5:** These bits operate as in normal serial communication. For details see section 12.2.7, Serial Status Register (SSR).

**Bit 4—Error Signal Status (ERS):** In smart card interface mode, this flag indicates the status of the error signal sent from the receiving device to the transmitting device. The smart card interface does not detection framing errors.

| Bit 4<br>ERS | Description   |                 |
|--------------|---|-----------------|
| 0            | Indicates normal transmission, with no error signal returned                  | (Initial value) |
|              | [Clearing conditions]   |                 |
|              | The chip is reset, or enters standby mode or module stop mode                 |                 |
|              | • Software reads ERS while it is set to 1, then writes 0.                     |                 |
| 1            | Indicates that the receiving device sent an error signal reporting a parit    | ty error        |
|              | [Setting condition]   |                 |
|              | A low error signal was sampled.   |                 |
| Noto:        | Clearing the TE bit to 0 in SCP does not affect the EPS flag, which retains i | te provioue     |

Note: Clearing the TE bit to 0 in SCR does not affect the ERS flag, which retains its previous value.

The register settings and examples of starting character waveforms are shown below for two smart cards, one following the direct convention and one the inverse convention.

1. Direct Convention (SDIR = SINV = 
$$O/\overline{E} = 0$$
)

With the direct convention type, the logic 1 level corresponds to state Z and the logic 0 level to state A, and transfer is performed in LSB-first order. In the example above, the first character data is H'3B. The parity bit is 1, following the even parity rule designated for smart cards.

2. Inverse Convention (SDIR = SINV = 
$$O/\overline{E} = 1$$
)

| (Z) | А  | Z  | Ζ  | А  | А  | А  | А  | А  | А  | Z  | (Z) | State |
|-----|----|----|----|----|----|----|----|----|----|----|-----|-------|
|     | Ds | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Dp |     |       |

With the inverse convention type, the logic 1 level corresponds to state A and the logic 0 level to state Z, and transfer is performed in MSB-first order. In the example above, the first character data is H'3F. The parity bit is 0, corresponding to state Z, following the even parity rule designated for smart cards.

In the H8/3024 Group, inversion specified by the SINV bit applies only to the data bits, D7 to D0. For parity bit inversion, the  $O/\overline{E}$  bit in SMR must be set to odd parity mode. This applies to both transmission and reception.

#### 18.3.3 **Erase Block Register (EBR)**

EBR is an 8-bit register that designates the flash memory block for erasure. EBR is initialized to H'00 by a reset, in hardware standby mode or software standby mode, when a high level is not input to the FWE pin, or when the SWE bit in FLMCR1 is 0 when a high level is applied to the FWE pin. When a bit is set in EBR, the corresponding block can be erased. Other blocks are eraseprotected. The blocks are erased block by block. Therefore, set only one bit in EBR; do not set bits in EBR to erase two or more blocks at the same time.

Each bit in EBR cannot be set until the SWE bit in FLMCR1 is set. The flash memory block configuration is shown in table 18.4. To erase all the blocks, erase each block sequentially.

The H8/3024F-ZTAT version does not support the on-board programming mode in mode 6, so bits in this register cannot be set to 1 in mode 6.

|                        | Bit             | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------------------------|-----------------|-----|-----|-----|-----|-----|-----|-----|-----|
|                        |                 | EB7 | EB6 | EB5 | EB4 | EB3 | EB2 | EB1 | EB0 |
| Modes 1<br>to 4, and 6 | ∫ Initial value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|                        | Read/Write      | R   | R   | R   | R   | R   | R   | R   | R   |
| Modes 5<br>and 7       | f Initial value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|                        | Read/Write      | R/W |

Bits 7 to 0—Block 7 to Block 0 (EB7 to EB0): Setting one of these bits specifies the corresponding block (EB7 to EB0) for erasure.

#### Bits 7–0 EB7-EB0 Description 0 Corresponding block (EB7 to EB0) not selected (Initial value) 1 Corresponding block (EB7 to EB0) selected

When not performing an erase, clear all EBR bits to 0. Note:



|   |                     | $V_{CC} = 3.0$           | V to 3.6 V |                  |                              |              |  |
|---|---------------------|--------------------------|------------|------------------|------------------------------|--------------|--|
| Item                                      | Symbol              | Min                      | Min Max    |                  | Test Conditions              |              |  |
| External clock input low                  | t <sub>EXL</sub>    | t <sub>cyc</sub> / 2 - 5 |            | ns               | φ > 8 MHz                    | Figure 19.6  |  |
| pulse width                               |                     | 55                       |            | ns               | $\phi \le 8 \text{ MHz}$     | _            |  |
| External clock input high                 | t <sub>EXH</sub>    | t <sub>cyc</sub> / 2 - 5 |            | ns               | φ > 8 MHz                    | _            |  |
| pulse width                               |                     | 55                       | _          | ns               | $\phi \le 8 \text{ MHz}$     | _            |  |
| External clock rise time                  | t <sub>EXr</sub>    | _                        | 8          | ns               |                              | _            |  |
| External clock fall time                  | t <sub>EXf</sub>    | _                        | 8          | ns               |                              |              |  |
| Clock low pulse width                     | t <sub>CL</sub>     | 0.4                      | 0.6        | t <sub>cyc</sub> | $\phi \ge 5 \text{ MHz}$     | Figure 21.11 |  |
|   |                     | 80                       | _          | ns               | φ < 5 MHz                    | _            |  |
| Clock high pulse width                    | t <sub>CH</sub>     | 0.4                      | 0.6        | t <sub>cyc</sub> | $\varphi \geq 5 \text{ MHz}$ | _            |  |
|   |                     | 80                       |            | ns               | φ < 5 MHz                    | _            |  |
| External clock output settling delay time | t <sub>DEXT</sub> * | 500                      | _          | μs               | Figure 19.7                  |              |  |

## Table 19.3 (1) Clock Timing for On-Chip Flash Memory Versions

Note: \*  $t_{DEXT}$  includes a  $\overline{RES}$  pulse width ( $t_{RESW}$ ).  $t_{RESW}$  = 20  $t_{cyc}$ 

### Table 19.3 (2) Clock Timing for On-Chip Mask ROM Versions

|   |                     | 100 - 010                |     |                  |                          |              |  |  |
|---|---------------------|--------------------------|-----|------------------|--------------------------|--------------|--|--|
| ltem                                      | Symbol              | Min                      | Max | Unit             | Test Conditions          |              |  |  |
| External clock input low                  | t <sub>EXL</sub>    | t <sub>cyc</sub> / 2 - 5 | _   | ns               | φ > 8 MHz                | Figure 19.6  |  |  |
| pulse width                               |                     | 55                       | _   | ns               | $\phi \le 8 \text{ MHz}$ | _            |  |  |
| External clock input high                 | t <sub>EXH</sub>    | t <sub>cyc</sub> / 2 - 5 | _   | ns               | φ > 8 MHz                | _            |  |  |
| pulse width                               |                     | 55                       | _   | ns               | $\phi \le 8 \text{ MHz}$ | _            |  |  |
| External clock rise time                  | t <sub>EXr</sub>    | _                        | 8   | ns               |                          | _            |  |  |
| External clock fall time                  | t <sub>EXf</sub>    | _                        | 8   | ns               |                          |              |  |  |
| Clock low pulse width                     | t <sub>CL</sub>     | 0.4                      | 0.6 | t <sub>cyc</sub> | $\phi \ge 5 \text{ MHz}$ | Figure 21.11 |  |  |
|   |                     | 80                       | —   | ns               | φ < 5 MHz                | _            |  |  |
| Clock high pulse width                    | t <sub>CH</sub>     | 0.4                      | 0.6 | t <sub>cyc</sub> | $\phi \ge 5 \text{ MHz}$ | _            |  |  |
|   |                     | 80                       | —   | ns               | φ < 5 MHz                | _            |  |  |
| External clock output settling delay time | t <sub>DEXT</sub> * | 500                      | _   | μs               | Figure 19.7              |              |  |  |

 $V_{CC} = 3.0 V \text{ to } 3.6 V$ 

Note: \*  $t_{DEXT}$  includes the  $\overline{RES}$  pulse width ( $t_{RESW}$ ).  $t_{RESW} = 20 t_{cyc}$ .



Figure 21.4 Darlington Pair Drive Circuit (Example)



Figure 21.5 Sample LED Circuit

## 21.2.3 AC Characteristics

Clock timing parameters are listed in table 21.13, control signal timing parameters in table 21.14, and bus timing parameters in table 21.15. Timing parameters of the on-chip supporting modules are listed in table 21.16.





Figure 21.12 Basic Bus Cycle: Three-State Access

# A.2 Operation Code Maps

## Table A.2Operation Code Map (1)

|    | 2  | Ņ   |  |   |   |  |   |   |  |   |   |   |   |  |   |     |
|----|--|---|--|---|---|--|---|---|--|---|---|---|---|--|---|-----|
| ш  | Table A<br>(2)   | Table A<br>(2)  |  |   | BLE   |  |   |   |  |   |   |   |   |  |   |     |
| ш  | ADDX   | SUBX  |  |   | BGT   | JSR  |   | e A.2   |  |   |   |   |   |  |   |     |
| D  | ٨C   | ٩P  |  |   | BLT   |  |   | Table<br>(3   |  |   |   |   |   |  |   |     |
| U  | MG   | CN  |  |   | BGE   | BSR  | MOV   |   |  |   |   |   |   |  |   |     |
| в  | Table A.2<br>(2)   | Table A.2<br>(2)  |  |   | BMI   |  |   | EEPMOV  |  |   |   |   |   |  |   |     |
| A  | Table A.2<br>(2)   | Table A.2<br>(2)  |  |   | BPL   | ЧМГ  |   | Table A.2<br>(2)  |  |   |   |   |   |  |   |     |
| 6  | 0  | æ   |  |   | BVS   |  |   | Table A.2<br>(2)  |  |   |   | SUBX  | OR  |  |   |     |
| 8  | ADI  | SUI   |  |   | BVC   | Table A.2<br>(2)   | AND BST (1)   | MOV   | ADD  |   |   |   |   |  | AND   | MOV |
| 7  | LDC  | Table A.2<br>(2)  | MOV.B  | MOV.D   | BNQ   | TRAPA  |   | BLD<br>BLD  |  | ADDX  | CMP   |   |   | XOR  |   |     |
| 9  | ANDC   | AND.B   |  |   | BNE   | RTE  |   | BAND<br>BIAND   |  |   |   |   |   |  |   |     |
| 5  | XORC   | XOR.B   |  |   | BCS   | BSR  | XOR   | BXOR<br>BIXOR   |  |   |   |   |   |  |   |     |
| 4  | ORC  | OR.B  |  |   | BCC   | RTS  | OR  | BOR<br>BIOR   |  |   |   |   |   |  |   |     |
| Э  | LDC  | Table A.2<br>(2)  |  |   | BLS   | DIVXU  |   |   |  |   |   |   |   |  |   |     |
| 7  | STC  | Table A.2<br>(2)  |  |   | BHI   | MULXU  | i<br>i  | BCLK  |  |   |   |   |   |  |   |     |
| ٦  | Table A.2<br>(2)   | Table A.2<br>(2)  |  |   | BRN   | DIVXU  | E C   | BNU   |  |   |   |   |   |  |   |     |
| 0  | NOP  | Table A.2<br>(2)  |  |   | BRA   | MULXU  | l   | BSET  |  |   |   |   |   |  |   |     |
| AH | 0  | 1   | 7  | 3   | 4   | 5  | 9   | 7   | 8  | 6   | A   | В   | υ   | D  | ш   | Ŀ   |
|    | AH         0         1         2         3         4         5         6         7         8         9         A         B         C         D         E         F | AH         0         1         2         3         4         5         6         7         8         9         A         B         C         D         E         F           0         NOP         Table A2         STC         LDC         ORC         ANDC         LDC         ADD         Table A2         Table | AH         0         1         2         3         4         5         6         7         8         9         A         B         C         D         E         F           0         NoP         Table A.2         STC         LDC         ORC         ANDC         LDC         LDC         ANDC         LDC         ADD         Table A.2         Table A.2 | AH         0         1         2         3         4         5         6         7         8         9         A         B         C         D         E         F           0         NOP         Table A2         STC         LDC         ORC         XORC         ANDC         LDC         ADD         Table A2         Table A2< | ML         0         1         2         3         4         5         6         7         8         9         A         B         C         D         E         F           0         NOP         Table A2         STC         LDC         ORC         XORC         ANDC         LDC         ADD         Table A2         Table A2< | All         0         1         2         3         4         5         6         7         8         9         A         B         C         D         E         F           0         NOP         Table A.2         STC         LDC         ORC         ANDC         LDC         ADD         Table A.2         Table A.2 | AH         0         1         2         3         4         5         6         7         8         9         A         B         C         D         E         F           0         NOP         Table A2         STC         LDC         ORC         XORC         ANDC         LDC         ADD         Table A2         Table A2< | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | M-         0         1         2         3         4         5         6         7         8         9         A         B         C         D         E         F           0         NOP         Table A2         StC         LDC         ORC         XOR.B         AND.B         Table A2         Table A2         MOV         ADDX         Table A2         Table A2         Table A2         ORD         Table A2         Table A2         ORD         ADDX         Table A2         Table A2         ORD         ADDX         Table A2         Table A2         ORD         ADDX         Table A2         Table A2         ORD         Table A2         Table A2         ORD         Table A2         Table A2         ORD         Table A2         T | $ \begin{array}{   c  c  c  c  c  c  c  c  c  c  c  c  c$ | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | M-M         0         1         2         3         4         5         6         7         8         9         A         B         C         D         E         F           0         NoP         Table A2         SrC         LDC         ORC         XORC         ANDC         LDC         ADD         Table A2         Table A2         Table A2         Table A2         Table A2         Table A2         NOV         ADD         YADD         ADD         Table A2         T | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ |     |

Rev. 2.00 Sep 20, 2005 page 654 of 800 REJ09B0260-0200

| GRA2 H/L      | H   | ['FFF | 7C, H | I'FFF  | 7 <b>D</b> | 16-bit timer channel 2 |     |       |       |       |            |     |       |       |                   |        |
|---------------|-----|-------|-------|--------|------------|------------------------|-----|-------|-------|-------|------------|-----|-------|-------|-------------------|--------|
| Bit           | 15  | 14    | 13    | 12     | 11         | 10                     | 9   | 8     | 7     | 6     | 5          | 4   | 3     | 2     | 1                 | 0      |
|               |     |       |       |        |            |                        |     |       |       |       |            |     |       |       |                   |        |
| Initial value | 1   | 1     | 1     | 1      | 1          | 1                      | 1   | 1     | 1     | 1     | 1          | 1   | 1     | 1     | 1                 | 1      |
| Read/Write    | R/W | R/W   | R/W   | R/W    | R/W        | R/W                    | R/W | R/W   | R/W   | R/W   | R/W        | R/W | R/W   | R/W   | R/W               | R/W    |
| GRB2 H/L      | —Ge | neral | Regi  | ster l | B2 H/      | 'L                     | Н   | ['FFF | 7E, H | l'FFF | <b>7</b> F | 10  | 6-bit | timer | <sup>.</sup> char | nnel 2 |
| <b>D</b> .1   | 45  |       | 40    | 40     |            | 40                     | 0   | 0     | 7     | 6     | F          |     | 0     | 0     | 4                 | 0      |
| Bit           | 15  | 14    | 13    | 12     |            | 10                     | 9   | 8     | /     | o     | Э          | 4   | 3     | 2     |                   |        |
|               |     |       |       |        |            |                        |     |       |       |       |            |     |       |       |                   |        |
| Initial value | 1   | 1     | 1     | 1      | 1          | 1                      | 1   | 1     | 1     | 1     | 1          | 1   | 1     | 1     | 1                 | 1      |

Note: Bit functions are the same as for 16-bit timer channel 0.



#### SSR—Serial Status Register

#### H'FFFB4

SCI0



Data is transferred from TDR to TSR, enabling new data to be

Note: \* Only 0 can be written, to clear the flag.

| P3DR—Poi                    | rt 3 Data I          | Register | H'FFFD2  |            |             |            |             | Port 3   |
|-----------------------------|----------------------|----------|----------|------------|-------------|------------|-------------|----------|
| Bit                         | 7                    | 6        | 5        | 4          | 3           | 2          | 1           | 0        |
|                             | P37                  | P36      | P35      | P34        | P33         | P32        | P31         | P30      |
| Initial value<br>Read/Write | 0<br>R/W             | 0<br>R/W | 0<br>R/W | 0<br>R/W   | 0<br>R/W    | 0<br>R/W   | 0<br>R/W    | 0<br>R/W |
|                             |                      |          |          | Data for p | oort 3 pins |            |             |          |
| P4DR—Port 4 Data Register   |                      |          |          | H'FFFD3    |             |            |             | Port 4   |
| Bit                         | 7                    | 6        | 5        | 4          | 3           | 2          | 1           | 0        |
|                             | P47                  | P46      | P45      | P44        | P43         | P42        | P41         | P40      |
| Initial value<br>Read/Write | 0<br>R/W             | 0<br>R/W | 0<br>R/W | 0<br>R/W   | 0<br>R/W    | 0<br>R/W   | 0<br>R/W    | 0<br>R/W |
|                             | Data for port 4 pins |          |          |            |             |            |             |          |
| P5DR—Port 5 Data Register   |                      |          |          | H'FFFD4    |             |            |             | Port 5   |
| Bit                         | 7                    | 6        | 5        | 4          | 3           | 2          | 1           | 0        |
|                             | _                    | _        | _        | _          | P53         | P52        | P51         | P50      |
| Initial value<br>Read/Write | 1                    | 1        | 1        | 1          | 0<br>R/W    | 0<br>R/W   | 0<br>R/W    | 0<br>R/W |
|                             |                      |          |          |            |             | Data for p | oort 5 pins |          |
| P6DR—Port 6 Data Register   |                      |          |          | H'FFFD5    |             |            |             | Port 6   |
| Bit                         | 7                    | 6        | 5        | 4          | 3           | 2          | 1           | 0        |
|                             | P67                  | P66      | P65      | P64        | P63         | P62        | P61         | P60      |
| Initial value<br>Read/Write | 1<br>R               | 0<br>R/W | 0<br>R/W | 0<br>R/W   | 0<br>R/W    | 0<br>R/W   | 0<br>R/W    | 0<br>R/W |
|                             |                      |          |          | Data for p | oort 6 pins |            |             |          |

# Appendix G Package Dimensions

Figure G.1 shows the FP-100B package dimensions of the H8/3024 Group. Figure G.2 shows the TFP-100B package dimensions. Figure G.3 shows the FP-100A package dimensions.



Figure G.1 Package Dimensions (FP-100B)



### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



http://www.renesas.com

### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Miliboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tei: -852-2265-6688, Fax: -8552-2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Macoming Road (S), Shanghai 200020, China Tel: <86- (21) 6472-1001, Fax: <86- (21) 6415-2952

#### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603- 7955-9309, Fax: <603- 7955-9310