

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	16
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 9x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-UFQFN Exposed Pad
Supplier Device Package	20-QFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f980-gmr

6.2. I REF0 Specifications.....	92
7. Comparator	93
7.1. Comparator Inputs.....	93
7.2. Comparator Outputs.....	94
7.3. Comparator Response Time.....	94
7.4. Comparator Hysteresis	94
7.5. Comparator Register Descriptions.....	95
7.6. Comparator 0 A r	98
8. Capacitive Sense (CS0).....	100
8.1. Configuring Port Pins as Capacitive Sense Inputs.....	101
8.2. Initializing the Capacitive Sensing Peripheral	101
8.3. Capacitive Sense Start-Of-Conversion Sources.....	101
8.4. CS0 Multiplexed Channel Enable.....	102
8.5. CS0 Gain A	102
8.6. Wake from Sleep	102
8.7. Using CS0 in A that Utilizes Sleep Mode.....	102
8.8. A Mod 1 (CS0SMEN = 0)	103
8.9. A Mod 2 (CS0SMEN = 1)	104
8.10. CS0 Comparator	104
8.11. CS0 Conversion A	105
8.12. CS0 Pin Monitor	106
8.13. A	106
8.14. Capacitive Sense Multiplex	117
9. CIP-51 Microcontroller	119
9.1. Performance.....	119
9.2. Programming and Debugging Support	120
9.3. Instruction Set	120
9.3.1. Instruction and CPU Timing	120
9.4. CIP-51 Register Descriptions.....	125
10. Memory Organization.....	128
10.1. Program Memory.....	129
10.1.1. MOV X Instruction and Program Memory	129
10.2. Data Memory.....	129
10.2.1. Internal RA	129
10.2.2. External RA	130
11. On-Chip XRAM.....	131
11.1. A	131
11.1.1. 16-Bit MOV X Example.....	131
11.1.2. 8-Bit MOV X Example.....	131
12. Special Function Registers	132
12.1. SFR Paging	133
13. Interrupt Handler	138
13.1. Enabling Interrupt Sources.....	138
13.2. MCU Interrupt Sources and Vectors.....	138
13.3. Interrupt Priorities.....	139

C8051F99x-C8051F98x

Figure 24.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram
268

Figure 24.5. Master Mode Data/ Clock Timing.....	270
Figure 24.6. Slave Mode Data/ Clock Timing (CKP).....	270
Figure 24.7. Slave Mode Data/ Clock Timing (CKP).....	271
Figure 24.8. SPI Master Timing (CKP).....	275
Figure 24.9. SPI Master Timing (CKP).....	275
Figure 24.10. SPI Slave Timing (CKP).....	276
Figure 24.11. SPI Slave Timing (CKP).....	276
Figure 25.1. T0 Mode 0 Block Diagram.....	281
Figure 25.2. T0 Mode 2 Block Diagram.....	282
Figure 25.3. T0 Mode 3 Block Diagram.....	283
Figure 25.4. Timer 2 16-Bit Mode Block Diagram.....	288
Figure 25.5. Timer 2 8-Bit Mode Block Diagram.....	289
Figure 25.6. Timer 2 Capture Mode Block Diagram.....	290
Figure 25.7. Timer 3 16-Bit Mode Block Diagram.....	294
Figure 25.8. Timer 3 8-Bit Mode Block Diagram.....	295
Figure 25.9. Timer 3 Capture Mode Block Diagram.....	296
Figure 26.1. PCA.....	300
Figure 26.2. PCA Block Diagram.....	301
Figure 26.3. PCA Clock Diagram.....	302
Figure 26.4. PCA Diagram.....	304
Figure 26.5. PCA Interrupt Mode Diagram.....	305
Figure 26.6. PCA Input Mode Diagram.....	306
Figure 26.7. PCA Output Mode.....	307
Figure 26.8. PCA Diagram.....	308
Figure 26.9. PCA PWM Mode Diagram.....	309
Figure 26.10. PCA.....	310
Figure 26.11. PCA Interrupt Enable.....	311
Figure 27.1. Typical C2 Pin Slew Rate.....	322

C8051F99x-C8051F98x




Figure 1.7. C8051F987 Block Diagram




Figure 1.8. C8051F988 Block Diagram




Figure 1.11. C8051F991 Block Diagram




Figure 1.12. C8051F996 Block Diagram

1.5. SAR ADC with 16-bit Auto-Averaging Accumulator and Autonomous Low Power Burst Mode

C8051F99x-C8051F98x devices have a 300 kps 10-bit or 75 kps 12-bit successive approximation register (SAR) and programmable window detector. A autonomous low power Burst Mode which can automatically enable A sample and hold place mode without CPU intervention. It also has a 16-bit accumulator that can automatically average the A results, providing an effective 11, 12, or 13 bit A result without any additional CPU intervention.

The A (Figure 1.17) and has an on-chip attenuator that allows it to measure voltages up to twice the voltage reference A. A temperature sensor, the VDD supply voltage and the internal digital supply voltage





Figure 1.16. ADC0 Functional Block Diagram



***Note:** Signal only available on 'F986, 'F988, and 'F996 devices

Figure 3.3. QSOP-24 Pinout Diagram (Top View)

C8051F99x-C8051F98x




Figure 4.1. Active Mode Current (External CMOS Clock)

5.2.3. Burst Mode

Burst Mode is a power saving feature that allows a low power state between conversions. When Burst Mode is enabled, A enters a low power state after 1, 4, 8, 16, 32, or 64 using an internal Burst Mode clock (approximately 20% of the system clock). Since the Burst Mode clock is independent of the system clock, A can accumulate conversions then enter a low power state within a single system clock cycle even if the system clock is slow (e.g. 32.768 kHz) or suspended.

Burst Mode is enabled by setting BURSTEN to logic 1. When in Burst Mode, A enters a low power state (i.e. it tests at a low power state). After each burst, A enters a low power state. On each convert start signal, A enters a low power state. If A is in a low power state, it will automatically power up and wait for a programmable Power-Up Time control led by the A tracking and converting immediately. Figure 5.3 shows an example of Burst Mode operation with a slow system clock and a repeat count of 4.

When Burst Mode is enabled, a single convert start will initiate a number of conversions equal to the repeat count. When Burst Mode is disabled, a convert start is required to initiate each conversion. In both modes, the A Interrupt Flag (AIF) will be set after a "repeat count" conversions have been accumulated. Similarly, the Window Comparator will not compare the result to the great-er-than and less-than registers until "repeat count" conversions have been accumulated.

In Burst Mode, tracking is determined by the settings in A. The register will work in most applications without modification; however, setting timer requirements may need adjustment in some applications. Refer to "5.2.4. Setting Time Requirements" on page 71 for more details.

Notes:

- Setting AIF: AIF is set by A after each conversion, regardless of the settings of AIF.
- When using Burst Mode, care must be taken to issue a convert start signal no faster than once every four SYSCLK periods. This includes external convert start signals.




Figure 5.3. Burst Mode Tracking Example with Repeat Count Set to 4

8.12. CS0 Pin Monitor

The CS0 module provides accurate conversions in all operating modes of the CPU, peripheral s and I/O ports. Pin monitoring circuit s are provided to improve reference immunity from high current output pin switching. The CS0 Pin Monitor register (CS0PM, SFR Definition 8.14) controls the operation of the pin monitors.

Conversions in the CS0 module are immune to any change on digital input s and immune to most output switching. Even high speed serial data transmission will not affect CS0 operation as long as the output load is limited. Output changes that switch large loads such as LEDs and heavily-loaded communications lines can affect conversion accuracy. For this reason, the CS0 module includes pin monitoring circuit s that will, if enabled, automatically adjust conversion timing if necessary to cancel any effect from high current output pin switching.

The pin monitor enable bit should be set for any output signal that is expected to drive a large load.

Example The SMBus in a system is heavily loaded with multiple averages and a long PCB route. Set the SMBus pin monitor enable SMBPM = 1.

Example Timer 2 controls an LED on Port 1, pin to provide variable dimming. Set the Port SFR write monitor enable P1OPM = 1.

Example The SPI bus is used to communicate to a nearby host. The pin monitor is not needed because the output is not heavily loaded, SPIPM = 0, the default read state.

Pin monitors should not be enabled unless they are required. The pin monitor works by repeating any portion of a conversion that may have been corrupted by a change on an output pin. Setting pin monitor enable bit will slow CS0 conversions.

The frequency of CS0 retry operations can be limited by setting the CSPMMD bits. In the default (read) state all converter retries will be performed. This is the recommended setting for all applications. The number of retries per conversion can be limited to either two or four retries by changing CSPMMD. Limiting the number of retries per conversion ensures that even in circumstances where extremely frequent high power output switching occurs, conversions will be completed, though they may become less accurate due to switching noise.

A ~~an~~ ~~bed~~ ~~et~~ ~~ed~~ by reading the Pin Monitor Event bit, CS0PME, in register CS0CN. This bit will be set if any CS0 converter retries have occurred. It remains set until cleared by software or a device reset.

8.13. Adjusting CS0 For Special Situations

The easiest configuration options in the CS0 module designed to modify the operation of the circuit and address special situations. In particular, any circuit with more than 500 ohms of series impedance between the sensor and the device pin may require adjustment of some or all of the typical application settings which may require adjustment.

- Touchpad sensor fabricated using a resistive conductor such as indium tin-oxide (ITO).
- Circuit using a high value series resistor to isolate the sensor element for high ESD protection.

Most systems will require no fine tuning, and the default settings for CS0DT, CS0DR, CS0IA, CS0RP and CS0LP should be used.

12.1. SFR Paging

To accommodate more than 128 SFRs in the 0x80 to 0xFF address space, SFR paging has been implemented. By default, all SFR accesses target SFR Page 0x0 to allow access to the registers listed in Table 12.1. During device initialization, some SFRs located on SFR Page 0xF may need to be accessed. Table 12.2 lists the SFRs accessible from SFR Page 0x0F. Some SFRs are accessible from both pages, including the SFR P0. SFRs only accessible from Page 0xF are in **bold**.

The following procedure should be used when accessing SFRs on Page 0xF:

1. Save the current interrupt state (EA)
2. Disable interrupts (EA)
3. Set SFR P0
4. Access SFR
5. Set SFR P0
6. Restore interrupt state (EA)

Table 12.2. Special Function Register (SFR) Memory Map (Page 0xF)

F8							
F0	B		CS0MD3			EIP1	EIP2
E8							
E0	A		REVID	DEVICEID	FLWR	EIE1	EIE2
D8						CS0PM	
D0	PSW						
C8							
C0							
B8		IREF0CF	A	A			
B0					PMU0MD		
A8	IE	CLKSEL					
A0	P2						SFR P0
98		P0DRV	CRC0CNT	P1DRV	CRC0FLIP	P2DRV	CRC0A
90	P1						
88					TOFFL	TOFFH	
80	P0	SP	DPL	DPH	CRC0CN	CRC0IN	CRC0DA
	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)

(bit addressable)

14.3. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the Flash memory from accidental modification by software. PSWE must be explicitly set to 1 before software can modify the Flash memory; both PSWE and PSEE must be set to 1 before software can erase Flash memory. A constant stream of read or all time across the C2 interface

A Flash user space offers protection of the Flash program memory from access (reads, writes, or erase) by unprotected code or the C2 interface. See [Section "10. Memory Organization" on page 128](#) for the location of the security byte. The Flash security mechanism allows the user to lock 512-byte Flash pages starting at page 0 (addresses 0x0000 to 0x01FF), where the first complement number represented by the Security Lock Byte. **The page containing the Flash Security Lock Byte is unlocked when no other Flash pages are locked (all bits of the Lock Byte are 1) and locked when any other Flash pages are locked (any bit of the Lock Byte is 0).**

Security Lock Byte	1111 1011b
ones Complement:	0000 0100b
Flash pages locked:	5 (First four Flash pages + Lock Byte page)




Figure 14.1. Flash Program Memory Map (8 kB and smaller devices)

The level of Flash security depends on the Flash access method. The three Flash access methods that can be restricted are reads, writes, and erase from the C2 debug interface using firmware executing on unlocked pages and using firmware executing on locked pages. Table 14.1 summarizes the Flash security features of the C8051F99x-C8051F98x devices.

15.1. Normal Mode

The MCU is fully functional in normal mode. Figure 15.1 shows the on-chip power distribution to various peripherals. There are two supply voltages powering various sections of the chip: V_{DD} and the 1.8 V internal core supply. A

CIP-51 core are powered from the 1.8 V internal core supply. RAM always powered directly from the V_{DD} pin in sleep mode and powered from the core supply in all other power modes.




Figure 15.1. C8051F99x-C8051F98x Power Distribution

18.8. SmaRTClock (Real Time Clock) Reset

The SmaRTClock can generate a system reset on two events: SmaRTClock Oscillator Fail or SmaRTClock A/D Converter is enabled and the SmaRTClock clock is below approximately 20 kHz. A reset event occurs when the SmaRTClock A/D Converter is enabled and the SmaRTClock timer value matches the flag (RSTSRC.7). The SmaRTClock remains functional even when the device is in the low power Suspend or Sleep mode. The reset of the RST pin is unaffected by this reset.

18.9. Software Reset

Software may force a reset by writing a 1 to the SWRSF bit (RSTSRC.4). The SWRSF bit will read 1 following a software forced reset. The reset of the RST pin is unaffected by this reset.

22.3.2. Arbitration

A bus master can detect a STOP condition or after the SCL Section “22.3.5. SCL High (SMBus Free) Timeout” on page 238). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA set for arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive; one device always wins and no data is lost.

22.3.3. Clock Low Extension

SMBus provides a clock synchronization mechanism similar to I²C, which allows devices with different speed capabilities to coexist on the bus. After completing a transfer in order to allow slower slave devices to communicate with faster masters, the slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

22.3.4. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a “timeout” condition. Devices that have detected the timeout condition must reset the communication no later than 100 ns after detecting the timeout condition.

When the SMBT0E bit in SMB0CF is set, Time₃ is used to detect SCL low timeout. Time₃ is forced to reload when SCL is high and allowed to count when SCL is low. With Time₃ enabled and configured to overflow after 256 (and SMBT0E set), the Time₃ interrupt service routine can be used to reset (disable and reenable) the SMBus in the event of an SCL low timeout.

22.3.5. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA pins are both high, the bus is in a high-impedance state. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA are both high for a period of time (as defined by the time configured for the SMBus clock source). If the SMBus is waiting to generate a Master Start following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only implementation.

22.5.2. Read Sequence (Master)

During a read sequence, an SMBus master reads data from a slave device. The master initiates the transfer with a start condition, transmits the address byte and a read bit (R) during the first transfer. The slave device responds with the first data byte. The SMBus interface generates an interrupt (INT) when the first data byte is received. The master then transmits an acknowledgment (A) and the slave device transmits the next data byte. This process continues until the master receives the last data byte. The master then transmits a stop condition (P) to end the transfer.

If hardware interrupt is enabled, the software must write to the `INTEN` register to enable the hardware interrupt.

With hardware interrupt enabled, the SMBus hardware will automatically generate an interrupt when the first data byte is received. It is important to note that the appropriate ACK or NACK value should be set up by the software prior to receiving the byte when hardware ACK generation is enabled.

Writing a 1 to the `INTEN` register enables the hardware interrupt. When the hardware interrupt is enabled, the `INT` pin will switch to Master Transmitter Mode if `SMB0DA` is set and a STOP is generated. The interrupt will occur when the first data byte is received. Figure 22.6 shows a typical master read sequence. Two received data bytes are shown, though any number of bytes may be received. Note that the data byte transfered interrupt occurs at different places in the sequence depending on whether hardware interrupt generation is enabled. The interrupt occurs before the first data byte if hardware interrupt generation is enabled, and after the first data byte if hardware interrupt generation is disabled.




Figure 22.6. Typical Master Read Sequence

C8051F99x-C8051F98x

**Table 22.6. SMBus Status Decoding With Hardware ACK Generation Enabled
(EHACK = 1)**

Mode	Values Read				Current SMBus State	Typical Response Options	Values to Write			Next Status Vector Expected
	Status Vector	ACKRQ	ARBLOST	ACK			STA	STO	ACK	
Master Transmitter	1110	0	0	X	A at ed.	- Load slave address + R/W into SMB0DA	0	0	X	1100
	1100	0	0	0	A was transmitted; NA received.	Set STA	1	0	X	1110
						A	0	1	X	—
		0	0	1	A was transmitted; A received.	Load next data byte into SMB0DA	0	0	X	1100
						End transfer with STOP.	0	1	X	—
						End transfer with STOP and start another transfer.	1	1	X	—
						Send repeated STA	1	0	X	1110
						Switch to Master Receiver Mode (clear SI with writing new data to SMB0DA data byte)	0	0	1	1000
Master Receiver	1000	0	0	1	A received; A sent.	Set A Read SMB0DA	0	0	1	1000
						Set NA byte last held data byte Read SMB0DA	0	0	0	1000
						Initiate repeated STA	1	0	0	1110
						Switch to Master Transmitter Mode (write to SMB0DA clearing SI).	0	0	X	1100
	000	0	0	0	A received; NA byte.	Read SMB0DA	0	1	0	—
						Read SMB0DA followed by STA	1	1	0	1110
						Initiate repeated STA	1	0	0	1110
						Switch to Master Transmitter Mode (write to SMB0DA clearing SI).	0	0	X	1100




Figure 24.7. Slave Mode Data/Clock Timing (CKPHA = 1)

24.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system control block: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.

C8051F99x-C8051F98x

SFR Definition 24.2. SPI0CN: SPI0 Control

Bit	7	6	5	4	3	2	1	0
Name	SPIF	VCOL	MODF	RXOV RN	NSSMD[1:0]		TXBMT	SPI EN
Type	R/W	R/W	R/W	R/W	R/W		R	R/W
Reset	0	0	0	0	0	1	1	0

SFR Page= 0x0; SFR A

Bit	Name	Function
7	SPIF	SPI0 Interrupt Flag. This bit is set to logic 1 by hardware at the end of a data transfer. If SPI interrupt is enabled, an interrupt will be generated. This bit is not automatically cleared by hardware and must be cleared by software.
6	VCOL	Write Collision Flag. This bit is set to logic 1 if a write to SPI0DATA occurs while a write to SPI0DATA is in progress, and the transmit buffer will not be written. If SPI interrupt is enabled, an interrupt will be generated. This bit is not automatically cleared by hardware and must be cleared by software.
5	MODF	Mode Fault Flag. This bit is set to logic 1 by hardware when a master mode collision is detected (NSS is low, MSTEN = 1, and NSSMD[1:0] = 01). If SPI interrupt is enabled, an interrupt will be generated. This bit is not automatically cleared by hardware and must be cleared by software.
4	RXOV RN	Receive Overrun Flag (valid in slave mode only). This bit is set to logic 1 by hardware when the receive buffer still holds unread data from a previous transfer and the last bit of the current transfer is shifted into the SPI0 shift register. If SPI interrupt is enabled, an interrupt will be generated. This bit is not automatically cleared by hardware and must be cleared by software.
3:2	NSSMD[1:0]	Slave Select Mode. Select slave select of following NSS operation modes (See Section 24.2 and Section 24.3). 00: 3-Wire Slave or 3-Wire Master Mode NSS signal is not routed to a port pin. 01: 4-Wire Slave or Multi-Master Mode (Default). NSS is an input to the device. 1x: 4-Wire Single Master Mode NSS signal is mapped as an output from the device and will assume the value of NSSMD0.
1	TXBMT	Transmit Buffer Empty. This bit will be set to logic 0 when new data has been written to the transmit buffer. When data in the transmit buffer is transferred to the SPI shift register, this bit will be set to logic 1, indicating that it is after writing a new byte to the transmit buffer.
0	SPI EN	SPI0 Enable. 0: SPI disabled. 1: SPI enabled.

SFR Definition 25.11. TMR2L: Timer 2 Low Byte

Bit	7	6	5	4	3	2	1	0
Name	TMR2L [7:0]							
Type	R/W							
Reset	0	0	0	0	0	0	0	0

SF R Page= 0x0; SF R A

Bit	Name	Function
7:0	TMR2L [7:0]	Timer 2 Low Byte. In 16-bit mode the TMR2L register contains the low byte of the 16-bit Timer 2. In 8-bit mode TMR2L contains the 8-bit low byte of the value.

SFR Definition 25.12. TMR2H Timer 2 High Byte

Bit	7	6	5	4	3	2	1	0
Name	TMR2H [7:0]							
Type	R/W							
Reset	0	0	0	0	0	0	0	0

SF R Page= 0x0; SF R A

Bit	Name	Function
7:0	TMR2H [7:0]	Timer 2 High Byte. In 16-bit mode the TMR2H register contains the high byte of the 16-bit Timer 2. In 8-bit mode TMR2H contains the 8-bit high byte of the value.