




Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-SSOP (0.154", 3.90mm Width)
Supplier Device Package	24-QSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f987-gu

SFR Definition 13.2. IP: Interrupt Priority	143
SFR Definition 13.3. EIE1: Extended Interrupt Enable 1	144
SFR Definition 13.4. EIP1: Extended Interrupt Priority 1	145
SFR Definition 13.5. EIE2: Extended Interrupt Enable 2	146
SFR Definition 13.6. EIP2: Extended Interrupt Priority 2	147
SFR Definition 13.7. IT01CF: INT0/INT1 Configuration	149
SFR Definition 14.1. DEVICEID: Device Identification	154
SFR Definition 14.2. REVID: Revision Identification	155
SFR Definition 14.3. PSCTL: Program Store R/W Control	159
SFR Definition 14.4. FLKEY: Flash Lock and Key	160
SFR Definition 14.5. FLSCL: Flash Scale	161
SFR Definition 14.6. FLWR: Flash Write Only	161
SFR Definition 15.1. PMU0CF: Power Management Unit Configuration ^{1,2,3}	168
SFR Definition 15.2. PMU0FL: Power Management Unit Flag ^{1,2}	169
SFR Definition 15.3. PMU0MD: Power Management Unit Mode	170
SFR Definition 15.4. PCON: Power Management Control Register	171
SFR Definition 16.1. CRC0CN: CRC0 Control	175
SFR Definition 16.2. CRC0IN: CRC0 Data Input	176
SFR Definition 16.3. CRC0DAT: CRC0 Data Output	176
SFR Definition 16.4. CRC0AUTO: CRC0 Automatic Control	177
SFR Definition 16.5. CRC0CNT: CRC0 Automatic Flash Sector Count	178
SFR Definition 16.6. CRC0FLIP: CRC0 Bit Flip	179
SFR Definition 17.1. REG0CN: Voltage Regulator Control	180
SFR Definition 18.1. VDM0CN: VDD Supply Monitor Control	184
SFR Definition 18.2. RSTSRC: Reset Source	187
SFR Definition 19.1. CLKSEL: Clock Select	193
SFR Definition 19.2. OSCICN: Internal Oscillator Control	194
SFR Definition 19.3. OSCICL: Internal Oscillator Calibration	195
SFR Definition 19.4. OSCXCN: External Oscillator Control	196
SFR Definition 20.1. RTC0KEY: SmARTClock Lock and Key	201
SFR Definition 20.2. RTC0ADR: SmARTClock Address	202
SFR Definition 20.3. RTC0DAT: SmARTClock Data	202
Internal Register Definition 20.4. RTC0CN: SmARTClock Control	211
Internal Register Definition 20.5. RTC0XCN: SmARTClock Oscillator Control	212
Internal Register Definition 20.6. RTC0XCF: SmARTClock Oscillator Configuration	213
Internal Register Definition 20.7. CAPTUREn: SmARTClock Timer Capture	214
Internal Register Definition 20.8. ALARMn: SmARTClock Alarm Programmed Value	214
SFR Definition 21.1. XBR0: Port I/O Crossbar Register 0	222
SFR Definition 21.2. XBR1: Port I/O Crossbar Register 1	223
SFR Definition 21.3. XBR2: Port I/O Crossbar Register 2	224
SFR Definition 21.4. P0MASK: Port0 Mask Register	225
SFR Definition 21.5. P0MAT: Port0 Match Register	225
SFR Definition 21.6. P1MASK: Port1 Mask Register	226
SFR Definition 21.7. P1MAT: Port1 Match Register	226
SFR Definition 21.8. P0: Port0	228




Figure 1.18. Comparator 0 Functional Block Diagram

C8051F99x-C8051F98x

Table 4.14. Comparator Electrical Characteristics (Continued)

$V_{DD} = 1.8$ to 3.6 V, -40 to $+85$ °C unless otherwise noted.

Parameter	Conditions	Min	Typ	Max	Units
Hysteresis					
Mode 0					
Hysteresis 1	(CPnHYP/N1-0 = 00)	—	0	—	mV
Hysteresis 2	(CPnHYP/N1-0 = 01)	—	8.5	—	mV
Hysteresis 3	(CPnHYP/N1-0 = 10)	—	17	—	mV
Hysteresis 4	(CPnHYP/N1-0 = 11)	—	34	—	mV
Mode 1					
Hysteresis 1	(CPnHYP/N1-0 = 00)	—	0	—	mV
Hysteresis 2	(CPnHYP/N1-0 = 01)	—	6.5	—	mV
Hysteresis 3	(CPnHYP/N1-0 = 10)	—	13	—	mV
Hysteresis 4	(CPnHYP/N1-0 = 11)	—	26	—	mV
Mode 2					
Hysteresis 1	(CPnHYP/N1-0 = 00)	—	0	1	mV
Hysteresis 2	(CPnHYP/N1-0 = 01)	2	5	10	mV
Hysteresis 3	(CPnHYP/N1-0 = 10)	5	10	20	mV
Hysteresis 4	(CPnHYP/N1-0 = 11)	12	20	30	mV
Mode 3					
Hysteresis 1	(CPnHYP/N1-0 = 00)	—	0	—	mV
Hysteresis 2	(CPnHYP/N1-0 = 01)	—	4.5	—	mV
Hysteresis 3	(CPnHYP/N1-0 = 10)	—	9	—	mV
Hysteresis 4	(CPnHYP/N1-0 = 11)	—	17	—	mV
*Note: Vcm is the common-mode voltage on CP0+ and CP0-.					

Table 4.15. VREG0 Electrical Characteristics


$V_{DD} = 1.8$ to 3.6 V, -40 to $+85$ °C unless otherwise specified.

Parameter	Conditions	Min	Typ	Max	Units
Input Voltage Range		1.8	—	3.6	V
Bias Current	Normal, idle, suspend, or stop mode	—	20	—	μA

5.2.2. Tracking Modes

Each ADC0 conversion must be preceded by a minimum tracking time in order for the converted result to be accurate. The minimum tracking time is given in Table 4.10. The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state when Burst Mode is disabled, the ADC0 input is continuously tracked, except when a conversion is in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR is low; conversion begins on the rising edge of CNVSTR (see Figure 5.2). Tracking can also be disabled (shutdown) when the device is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX settings are frequently changed, due to the settling time requirements described in “5.2.4. Settling Time Requirements” on page 71.

A. ADC0 Timing for External Trigger Source



B. ADC0 Timing for Internal Trigger Source




Figure 5.2. 10-Bit ADC Track and Conversion Example Timing (BURSTEN = 0)

5.6.1. Window Detector In Single-Ended Mode

Figure 5.5 shows two example window comparisons for right-justified data, with $ADC0LTH:ADC0LTL = 0x0080$ (128d) and $ADC0GTH:ADC0GTL = 0x0040$ (64d). The input voltage can range from 0 to $VREF \times (1023/1024)$ with respect to GND, and is represented by a 10-bit unsigned integer value. In the left example, an $AD0WINT$ interrupt will be generated if the $ADC0$ conversion word ($ADC0H:ADC0L$) is within the range defined by $ADC0GTH:ADC0GTL$ and $ADC0LTH:ADC0LTL$ (if $0x0040 < ADC0H:ADC0L < 0x0080$). In the right example, an $AD0WINT$ interrupt will be generated if the $ADC0$ conversion word is outside of the range defined by the $ADC0GT$ and $ADC0LT$ registers (if $ADC0H:ADC0L < 0x0040$ or $ADC0H:ADC0L > 0x0080$). Figure 5.6 shows an example using left-justified data with the same comparison values.




Figure 5.5. ADC Window Compare Example: Right-Justified Single-Ended Data




Figure 5.6. ADC Window Compare Example: Left-Justified Single-Ended Data

5.6.2. ADC0 Specifications

See “4. Electrical Characteristics” on page 48 for a detailed listing of $ADC0$ specifications.

5.7. ADC0 Analog Multiplexer

ADC0 on C8051F99x-C8051F98x has an analog multiplexer, referred to as AMUX0.

AMUX0 selects the positive inputs to the single-ended ADC0. Any of the following may be selected as the positive input: Port I/O pins, the on-chip temperature sensor, Regulated Digital Supply Voltage (Output of VREG0), VDD Supply, or the positive input may be connected to GND. The ADC0 input channels are selected in the ADC0MX register described in SFR Definition 5.12.




Figure 5.7. ADC0 Multiplexer Block Diagram

Important Note About ADC0 Input Configuration: Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to 0 the corresponding bit in register PnMDIN and disable the digital driver (PnMDOUT = 0 and Port Latch = 1). To force the Crossbar to skip a Port pin, set to 1 the corresponding bit in register PnSKIP. See Section “21. Port Input/Output” on page 215 for more Port I/O configuration details.

C8051F99x-C8051F98x

SFR Definition 8.12. CS0MD2: Capacitive Sense Mode 2

Bit	7	6	5	4	3	2	1	0
Name	CS0CR[1:0]		CS0DT[2:0]			CS0IA[2:0]		
Type	R/W		R/W			R/W		
Reset	0	1	0	0	0	0	0	0

SFR Page = 0x0; SFR Address = 0xF3

Bit	Name	Description
7:6	CS0CR[1:0]	CS0 Conversion Rate. These bits control the conversion rate of the CS0 module. See the electrical specifications table for specific timing. 00: Conversions last 12 internal CS0 clocks and are 12 bits in length. 01: Conversions last 13 internal CS0 clocks and are 13 bits in length. 10: Conversions last 14 internal CS0 clocks and are 14 bits in length. 11: Conversions last 16 internal CS0 clocks and are 16 bits in length.
5:3	CS0DT[2:0]	CS0 Discharge Time. These bits adjust the primary CS0 reset time. For most touch-sensitive switches, the default (fastest) value is sufficient. See the discussion in Section 8.13 for more information. 000: Discharge time is 0.75 μ s (recommended for most switches) 001: Discharge time is 1.0 μ s 010: Discharge time is 1.2 μ s 011: Discharge time is 1.5 μ s 100: Discharge time is 2 μ s 101: Discharge time is 3 μ s 110: Discharge time is 6 μ s 111: Discharge time is 12 μ s
2:0	CS0IA[2:0]	CS0 Output Current Adjustment. These bits allow the user to adjust the output current used to charge up the capacitive sensor element. For most touch-sensitive switches, the default (highest) current is sufficient. See the discussion in Section 8.13 for more information. 000: Full Current 001: 1/8 Current 010: 1/4 Current 011: 3/8 Current 100: 1/2 Current 101: 5/8 Current 110: 3/4 Current 111: 7/8 Current

SFR Definition 9.3. SP: Stack Pointer

Bit	7	6	5	4	3	2	1	0
Name	SP[7:0]							
Type	R/W							
Reset	0	0	0	0	0	1	1	1

SFR Page = All; SFR Address = 0x81

Bit	Name	Function
7:0	SP[7:0]	Stack Pointer. The Stack Pointer holds the location of the top of the stack. The stack pointer is incremented before every PUSH operation. The SP register defaults to 0x07 after reset.

SFR Definition 9.4. ACC: Accumulator

Bit	7	6	5	4	3	2	1	0
Name	ACC[7:0]							
Type	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Page = All; SFR Address = 0xE0; Bit-Addressable

Bit	Name	Function
7:0	ACC[7:0]	Accumulator. This register is the accumulator for arithmetic operations.

SFR Definition 9.5. B: B Register

Bit	7	6	5	4	3	2	1	0
Name	B[7:0]							
Type	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Page = All; SFR Address = 0xF0; Bit-Addressable

Bit	Name	Function
7:0	B[7:0]	B Register. This register serves as a second accumulator for certain arithmetic operations.

Table 12.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page
TCON	0x88	0x0	Timer/Counter Control	284
TH0	0x8C	0x0	Timer/Counter 0 High	287
TH1	0x8D	0x0	Timer/Counter 1 High	287
TL0	0x8A	0x0	Timer/Counter 0 Low	286
TL1	0x8B	0x0	Timer/Counter 1 Low	286
TMOD	0x89	0x0	Timer/Counter Mode	285
TMR2CN	0xC8	0x0	Timer/Counter 2 Control	291
TMR2H	0xCD	0x0	Timer/Counter 2 High	293
TMR2L	0xCC	0x0	Timer/Counter 2 Low	293
TMR2RLH	0xCB	0x0	Timer/Counter 2 Reload High	292
TMR2RLL	0xCA	0x0	Timer/Counter 2 Reload Low	292
TMR3CN	0x91	0x0	Timer/Counter 3 Control	297
TMR3H	0x95	0x0	Timer/Counter 3 High	299
TMR3L	0x94	0x0	Timer/Counter 3 Low	299
TMR3RLH	0x93	0x0	Timer/Counter 3 Reload High	298
TMR3RLL	0x92	0x0	Timer/Counter 3 Reload Low	298
TOFFH	0x8E	0xF	Temperature Offset High	87
TOFFL	0x8D	0xF	Temperature Offset Low	87
VDM0CN	0xFF	0x0	VDD Monitor Control	184
XBR0	0xE1	0x0	Port I/O Crossbar Control 0	222
XBR1	0xE2	0x0	Port I/O Crossbar Control 1	223
XBR2	0xE3	0x0	Port I/O Crossbar Control 2	224

13. Interrupt Handler

The C8051F99x-C8051F98x microcontroller family includes an extended interrupt system supporting multiple interrupt sources and two priority levels. The allocation of interrupt sources between on-chip peripherals and external input pins varies according to the specific version of the device. Refer to Table 13.1, “Interrupt Summary,” on page 140 for a detailed listing of all interrupt sources supported by the device. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR or an indirect register. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1. If both global interrupts and the specific interrupt source is enabled, a CPU interrupt request is generated when the interrupt-pending flag is set.

As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Some interrupt-pending flags are automatically cleared by hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

13.1. Enabling Interrupt Sources

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in the Interrupt Enable and Extended Interrupt Enable SFRs. However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings. Note that interrupts which occur when the EA bit is set to logic 0 will be held in a pending state, and will not be serviced until the EA bit is set back to logic 1.

13.2. MCU Interrupt Sources and Vectors

The CPU services interrupts by generating an LCALL to a predetermined address (the interrupt vector address) to begin execution of an interrupt service routine (ISR). The interrupt vector addresses associated with each interrupt source are listed in Table 13.1 on page 140. Software should ensure that the interrupt vector for each enabled interrupt source contains a valid interrupt service routine.

Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag.

C8051F99x-C8051F98x

RAM and SFR register contents are preserved in sleep mode as long as the voltage on V_{DD} does not fall below V_{POR} . The PC counter and all other volatile state information is preserved allowing the device to resume code execution upon waking up from sleep mode.

Important Note: On device reset or upon waking up from Sleep mode, address 0x0000 of external memory may be overwritten by an indeterminate value. The indeterminate value is 0x00 in most situations. A dummy variable should be placed at address 0x0000 in external memory to ensure that the application firmware does not store any data that needs to be retained during sleep or reset at this memory location.

The following wake-up sources can be configured to wake the device from sleep mode:

- SmarTClock Oscillator Fail
- SmarTClock Alarm
- Port Match Event
- Comparator0 Rising Edge

The comparator requires a supply voltage of at least 1.8 V to operate properly. On C8051F99x-C8051F98x devices, the POR supply monitor can be disabled to save power by writing 1 to the MONDIS (PMU0MD.5) bit. When the POR supply monitor is disabled, all reset sources will trigger a full POR and will re-enable the POR supply monitor.

Important Note: The POR Supply Monitor should not be disabled if the supply voltage is greater than 2.4 V. The lowest power sleep mode current, 10 nA typical, can only be achieved when the supply voltage is less than 2.4 V. The lowest power sleep mode for voltages above 2.4 V is 50 nA typical with the POR Supply Monitor enabled.

In addition, any falling edge on $\overline{RST}$ (due to a pin reset or a noise glitch) will cause the device to exit sleep mode. In order for the MCU to respond to the pin reset event, software must not place the device back into sleep mode for a period of 15 μ s. The PMU0CF register may be checked to determine if the wake-up was due to a falling edge on the $\overline{RST}$ pin. If the wake-up source is not due to a falling edge on $\overline{RST}$, there is no time restriction on how soon software may place the device back into sleep mode. A 4.7 k Ω pullup resistor to VDD is recommended for $\overline{RST}$ to prevent noise glitches from waking the device.

15.6. Configuring Wakeup Sources

Before placing the device in a low power mode, one or more wakeup sources should be enabled so that the device does not remain in the low power mode indefinitely. For Idle Mode, this includes enabling any interrupt. For Stop Mode, this includes enabling any reset source or relying on the $\overline{RST}$ pin to reset the device.

Wake-up sources for suspend and sleep modes are configured through the PMU0CF register. Wake-up sources are enabled by writing 1 to the corresponding wake-up source enable bit. Wake-up sources must be re-enabled each time the device is placed in suspend or sleep mode, in the same write that places the device in the low power mode.

The reset pin is always enabled as a wake-up source. On the falling edge of $\overline{RST}$, the device will be awoken from sleep mode. The device must remain awake for more than 15 μ s in order for the reset to take place.

18.4. Missing Clock Detector Reset

The missing clock detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than 100 μ s, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read 1, signifying the MCD as the reset source; otherwise, this bit reads 0. Writing a 1 to the MCDRSF bit enables the Missing Clock Detector; writing a 0 disables it. The missing clock detector reset is automatically disabled when the device is in the low power suspend or sleep mode. Upon exit from either low power state, the enabled/disabled state of this reset source is restored to its previous value. The state of the $\overline{\text{RST}}$ pin is unaffected by this reset.

18.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a 1 to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), the device is put into the reset state. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read 1 signifying Comparator0 as the reset source; otherwise, this bit reads 0. The Comparator0 reset source remains functional even when the device is in the low power suspend and sleep states as long as Comparator0 is also enabled as a wake-up source. The state of the $\overline{\text{RST}}$ pin is unaffected by this reset.

18.6. PCA Watchdog Timer Reset

The programmable watchdog timer (WDT) function of the programmable counter array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section “26.4. Watchdog Timer Mode” on page 311; the WDT is enabled and clocked by SYSCLK / 12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to 1. The PCA Watchdog Timer reset source is automatically disabled when the device is in the low power suspend or sleep mode. Upon exit from either low power state, the enabled/disabled state of this reset source is restored to its previous value. The state of the $\overline{\text{RST}}$ pin is unaffected by this reset.

18.7. Flash Error Reset

If a Flash read/write/erase or program read targets an illegal address, a system reset is generated. This may occur due to any of the following:

- A Flash write or erase is attempted above user code space. This occurs when PSWE is set to 1 and a MOVX write operation targets an address above the Lock Byte address.
- A Flash read is attempted above user code space. This occurs when a MOVC operation targets an address above the Lock Byte address.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above the Lock Byte address.
- A Flash read, write or erase attempt is restricted due to a Flash security setting (see Section “14.3. Security Options” on page 152).
- A Flash write or erase is attempted while the V_{DD} Monitor is disabled.

The FERROR bit (RSTSRC.6) is set following a Flash error reset. The state of the $\overline{\text{RST}}$ pin is unaffected by this reset.

C8051F99x-C8051F98x

Internal Register Definition 20.6. RTC0XCF: SmaRTClock Oscillator Configuration

Bit	7	6	5	4	3	2	1	0
Name	AUTOSTP	LOADRDY			LOADCAP			
Type	R/W	R	R	R	R/W			
Reset	0	0	0	0	Varies	Varies	Varies	Varies

SmaRTClock Address = 0x06

Bit	Name	Function
7	AUTOSTP	Automatic Load Capacitance Stepping Enable. Enables/disables automatic load capacitance stepping. 0: Load capacitance stepping disabled. 1: Load capacitance stepping enabled.
6	LOADRDY	Load Capacitance Ready Indicator. Set by hardware when the load capacitance matches the programmed value. 0: Load capacitance is currently stepping. 1: Load capacitance has reached it programmed value.
5:4	Unused	Read = 00b; Write = Don't Care.
3:0	LOADCAP	Load Capacitance Programmed Value. Holds the user's desired value of the load capacitance. See Table 20.2 on page 205.

C8051F99x-C8051F98x

21.4. Port Match

Port match functionality allows system events to be triggered by a logic value change on P0 or P1. A software controlled value stored in the PnMAT registers specifies the expected or normal logic values of P0 and P1. A Port mismatch event occurs if the logic levels of the Port's input pins no longer match the software controlled value. This allows Software to be notified if a certain change or pattern occurs on P0 or P1 input pins regardless of the XBRn settings.

The PnMASK registers can be used to individually select which P0 and P1 pins should be compared against the PnMAT registers. A Port mismatch event is generated if (P0 & P0MASK) does not equal (PnMAT & P0MASK) or if (P1 & P1MASK) does not equal (PnMAT & P1MASK).

A Port mismatch event may be used to generate an interrupt or wake the device from a low power mode. See Section "13. Interrupt Handler" on page 138 and Section "15. Power Management" on page 162 for more details on interrupt and wake-up sources.

SFR Definition 21.4. P0MASK: Port0 Mask Register

Bit	7	6	5	4	3	2	1	0
Name	P0MASK[7:0]							
Type	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Page= 0x0; SFR Address = 0xC7

Bit	Name	Function
7:0	P0MASK[7:0]	Port0 Mask Value. Selects the P0 pins to be compared with the corresponding bits in P0MAT. 0: P0.n pin pad logic value is ignored and cannot cause a Port Mismatch event. 1: P0.n pin pad logic value is compared to P0MAT.n.

SFR Definition 21.5. P0MAT: Port0 Match Register

Bit	7	6	5	4	3	2	1	0
Name	P0MAT[7:0]							
Type	R/W							
Reset	1	1	1	1	1	1	1	1

SFR Page= 0x0; SFR Address = 0xD7

Bit	Name	Function
7:0	P0MAT[7:0]	Port 0 Match Value. Match comparison value used on Port 0 for bits in P0MASK which are set to 1. 0: P0.n pin logic value is compared with logic LOW. 1: P0.n pin logic value is compared with logic HIGH.






Figure 23.6. UART Multi-Processor Mode Interconnect Diagram



* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 24.8. SPI Master Timing (CKPHA = 0)



* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 24.9. SPI Master Timing (CKPHA = 1)

26.3.5.2. 9/10/11-bit Pulse Width Modulator Mode

The duty cycle of the PWM output signal in 9/10/11-bit PWM mode should be varied by writing to an “Auto-Reload” Register, which is dual-mapped into the PCA0CPHn and PCA0CPLn register locations. The data written to define the duty cycle should be right-justified in the registers. The auto-reload registers are accessed (read or written) when the bit ARSEL in PCA0PWM is set to 1. The capture/compare registers are accessed when ARSEL is set to 0.

When the least-significant N bits of the PCA0 counter match the value in the associated module's capture/compare register (PCA0CPn), the output on CEXn is asserted high. When the counter overflows from the Nth bit, CEXn is asserted low (see Figure 26.9). Upon an overflow from the Nth bit, the COVF flag is set, and the value stored in the module's auto-reload register is loaded into the capture/compare register. The value of N is determined by the CLSEL bits in register PCA0PWM.

The 9, 10 or 11-bit PWM mode is selected by setting the ECOMn and PWMn bits in the PCA0CPMn register, and setting the CLSEL bits in register PCA0PWM to the desired cycle length (other than 8-bits). If the MATn bit is set to 1, the CCFn flag for the module will be set each time a comparator match (rising edge) occurs. The COVF flag in PCA0PWM can be used to detect the overflow (falling edge), which will occur every 512 (9-bit), 1024 (10-bit) or 2048 (11-bit) PCA clock cycles. The duty cycle for 9/10/11-Bit PWM Mode is given in Equation 26.2, where N is the number of bits in the PWM cycle.

Important Note About PCA0CPHn and PCA0CPLn Registers: When writing a 16-bit value to the PCA0CPn registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

$$\text{Duty Cycle} = \frac{(2^N - \text{PCA0CPn})}{2^N}$$

Equation 26.3. 9, 10, and 11-Bit PWM Duty Cycle

A 0% duty cycle may be generated by clearing the ECOMn bit to 0.




Figure 26.9. PCA 9, 10 and 11-Bit PWM Mode Diagram

27.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and Flash programming may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely “borrow” the C2CK ($\overline{\text{RST}}$) and C2D pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 27.1.




Figure 27.1. Typical C2 Pin Sharing

The configuration in Figure 27.1 assumes the following:

1. The user input (b) cannot change state while the target device is halted.
2. The $\overline{\text{RST}}$ pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.

C8051F99x-C8051F98x

DOCUMENT CHANGE LIST

Revision 0.3 to Revision 0.4

- QFN-20 package and landing diagram updated.

Revision 0.4 to Revision 1.0

- IREF0CF register description updated.
- Updated ADC0 Chapter Text.
- Corrected an error in the Product Selector Guide.
- Updated SmarTClock chapter to indicate how the Alarm value should be set when using Auto Reset and the LFO.
- Updated electrical specifications to fill TBDs and updated power specifications based on Rev B characterization data.
- Added a note to the OSCICL register description.
- Added a note to the CRC0CN register description.
- Updated equation in the CRC0CNT register description.
- Updated Power On Reset description.

Revision 1.0 to Revision 1.1

- Removed references to AN338.

Revision 1.1 to Revision 1.2

- Removed QuickSense references.
- Updated part numbers to Revision C in “Ordering Information” on page 31 and added Figure 3.4, Figure 3.5, and Figure 3.6 to identify the silicon revision.
- Updated REVID register (SFR Definition 14.2) and REVID C2 register (C2 Register Definition 27.3) with the 0x02 value for Revision C.
- Updated Figure “7.3 CP0 Multiplexer Block Diagram” on page 98 to remove the bar over the CPnOUT signals.
- Updated the “Reset Sources” on page 181 chapter to reflect the correct state of the $\overline{\text{RST}}$ pin during power-on reset.
- Updated Figure “1.14 Port I/O Functional Block Diagram” on page 26 and Figure “21.1 Port I/O Functional Block Diagram” on page 215 to mention P1.4 is not available on 20-pin devices.
- Removed references to the EMI0CN register, which does not exist.
- Updated Figure “8.2 Auto-Scan Example” on page 103 to refer to the correct pins.
- Updated POR Monitor Threshold (V_{POR}) Brownout Condition (V_{DD} Falling) specification minimum, typical, and maximum values.
- Updated the reset value of the CLKSEL register (SFR Definition 19.1).
- Updated description of WEAKPUD in SFR Definition 21.3.
- Corrected SFR addresses for P0DRV (SFR Definition 21.12), P1DRV (SFR Definition 21.17), P2DRV (SFR Definition 21.20), PMU0MD (SFR Definition 15.3), FLSCCL (SFR Definition 14.5), REF0CN (SFR Definition 5.15), CS0SCAN0 (SFR Definition 8.5), and CS0SCAN1 (SFR Definition 8.6).
- Replaced all instances of V_{BAT} with V_{DD} .
- Added a note to “11.1. Accessing XRAM”, “15.5. Sleep Mode”, and “18. Reset Sources” regarding an issue with the first address of XRAM.
- Added a note to “15.5. Sleep Mode” and “19. Clocking Sources” regarding using the internal low power

oscillator while in Sleep mode.

- Added a note to “15.5. Sleep Mode” and SFR Definition “15.3. Stop Mode” regarding not disabling the POR Supply Monitor while operating above 2.4 V.
- Adjusted QFN20 c, D2, and E2 package specifications in Table 3.2.