# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	17
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-SSOP (0.154", 3.90mm Width)
Supplier Device Package	24-QSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f988-gur

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# List of Registers

SFR	Definition #	5.1. ADC0CN: ADC0 Control	. 74
SFR	Definition #	5.2. ADC0CF: ADC0 Configuration	. 75
SFR	Definition #	5.3. ADC0AC: ADC0 Accumulator Configuration	. 76
SFR	Definition #	5.4. ADC0PWR: ADC0 Burst Mode Power-Up Time	. 77
SFR	Definition #	5.5. ADC0TK: ADC0 Burst Mode Track Time	. 78
SFR	Definition #	5.6. ADC0H: ADC0 Data Word High Byte	. 79
SFR	Definition #	5.7. ADC0L: ADC0 Data Word Low Byte	. 79
SFR	Definition \$	5.8. ADC0GTH: ADC0 Greater-Than High Byte	. 80
SFR	Definition \$	5.9. ADC0GTL: ADC0 Greater-Than Low Byte	. 80
SFR	Definition \$	5.10. ADC0LTH: ADC0 Less-Than High Byte	. 81
SFR	Definition \$	5.11. ADC0LTL: ADC0 Less-Than Low Byte	. 81
SFR	Definition \$	5.12. ADC0MX: ADC0 Input Channel Select	. 84
SFR	Definition \$	5.13. TOFFH: ADC0 Data Word High Byte	. 87
SFR	Definition #	5.14. TOFFL: ADC0 Data Word Low Byte	. 87
SFR	Definition &	5.15. REF0CN: Voltage Reference Control	. 90
SFR	Definition (	6.1. IREF0CN: Current Reference Control	. 91
SFR	Definition (	6.2. IREF0CF: Current Reference Configuration	. 92
SFR	Definition 7	7.1. CPT0CN: Comparator 0 Control	. 96
SFR	Definition	7.2. CPT0MD: Comparator 0 Mode Selection	. 97
SFR	Definition	7.3. CPT0MX: Comparator0 Input Channel Select	. 99
SFR	Definition 8	8.1. CS0CN: Capacitive Sense Control	107
SFR	Definition 8	8.2. CS0CF: Capacitive Sense Configuration	108
SFR	Definition 8	8.3. CS0DH: Capacitive Sense Data High Byte	109
SFR	Definition 8	8.4. CS0DL: Capacitive Sense Data Low Byte	109
SFR	Definition 8	8.5. CS0SCAN0: Capacitive Sense Channel Scan Mask 0	110
SFR	Definition 8	8.6. CS0SCAN1: Capacitive Sense Channel Scan Mask 1	110
SFR	Definition 8	8.7. CS0SS: Capacitive Sense Auto-Scan Start Channel	111
SFR	Definition 8	8.8. CS0SE: Capacitive Sense Auto-Scan End Channel	111
SFR	Definition 8	8.9. CS0THH: Capacitive Sense Comparator Threshold High Byte	112
SFR	Definition 8	8.10. CS0THL: Capacitive Sense Comparator Threshold Low Byte .	112
SFR	Definition 8	8.11. CS0MD1: Capacitive Sense Mode 1	113
SFR	Definition 8	8.12. CS0MD2: Capacitive Sense Mode 2	114
SFR	Definition 8	8.13. CS0MD3: Capacitive Sense Mode 3	115
SFR	Definition 8	8.14. CS0PM: Capacitive Sense Pin Monitor	116
SFR	Definition 8	8.15. CS0MX: Capacitive Sense Mux Channel Select	118
SFR	Definition 9	9.1. DPL: Data Pointer Low Byte	125
SFR	Definition 9	9.2. DPH: Data Pointer High Byte	125
SFR	Definition 9	9.3. SP: Stack Pointer	126
SFR	Definition 9	9.4. ACC: Accumulator	126
SFR	Definition 9	9.5. B: B Register	126
SFR	Definition 9	9.6. PSW: Program Status Word	127
SFR	Definition <sup>2</sup>	12.1. SFR Page: SFR Page	134
SFR	Definition <sup>7</sup>	13.1. IE: Interrupt Enable	142



# 1.1. CIP-51<sup>™</sup> Microcontroller Core

### 1.1.1. Fully 8051 Compatible

The C8051F99x-C8051F98x family utilizes Silicon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51<sup>™</sup> instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052.

### 1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS.

#### 1.1.3. Additional Features

The C8051F99x-C8051F98x SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides multiple interrupt sources into the CIP-51 allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip V<sub>DD</sub> monitor (forces reset when power supply voltage drops below safe levels), a Watchdog Timer, a Missing Clock Detector, SmaRTClock oscillator fail or alarm, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an illegal Flash access protection circuit. Each reset source except for the POR, Reset Input Pin, or Flash error may be disabled by the user in software. The WDT may be permanently disabled in software after a power-on reset during MCU initialization.

The internal oscillator is factory calibrated to 24.5 MHz and is accurate to ±2% over the full temperature and supply range. The internal oscillator period can also be adjusted by user firmware. An additional 20 MHz low power oscillator is also available which facilitates low-power operation. An external oscillator drive circuit is included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. If desired, the system clock source may be switched on-the-fly between both internal and external oscillator circuits. An external oscillator can also be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) source, while periodically switching to the fast (up to 25 MHz) internal oscillator as needed.



# C8051F99x-C8051F98x



\*Note: Signal only available on 'F986, 'F988, and 'F996 devices.

# Figure 3.3. QSOP-24 Pinout Diagram (Top View)



# C8051F99x-C8051F98x



Figure 3.4. QFN-20 Package Marking Diagram



Figure 3.5. QFN-24 Package Marking Diagram



# 5. SAR ADC with 16-bit Auto-Averaging Accumulator and Autonomous Low Power Burst Mode

The ADC0 on C8051F980/6 and C8051F990/6 devices is a 300 ksps, 10-bit or 75 ksps, 12-bit successiveapproximation-register (SAR) ADC with integrated track-and-hold and programmable window detector. ADC0 also has an autonomous low power Burst Mode which can automatically enable ADC0, capture and accumulate samples, then place ADC0 in a low power shutdown mode without CPU intervention. It also has a 16-bit accumulator that can automatically oversample and average the ADC results. See Section 5.4 for more details on using the ADC in 12-bit mode. C8051F982 and C8051F988 devices only support the 10-bit mode.

The ADC is fully configurable under software control via Special Function Registers. The ADC0 operates in Single-ended mode and may be configured to measure various different signals using the analog multiplexer described in "5.7. ADC0 Analog Multiplexer" on page 83. The voltage reference for the ADC is selected as described in "5.9. Voltage and Ground Reference Options" on page 88.



Figure 5.1. ADC0 Functional Block Diagram



# 5.2.5. Gain Setting

The ADC has gain settings of 1x and 0.5x. In 1x mode, the full scale reading of the ADC is determined directly by V<sub>REF</sub>. In 0.5x mode, the full-scale reading of the ADC occurs when the input voltage is V<sub>REF</sub> x 2. The 0.5x gain setting can be useful to obtain a higher input Voltage range when using a small V<sub>REF</sub> voltage, or to measure input voltages that are between V<sub>REF</sub> and V<sub>DD</sub>. Gain settings for the ADC are controlled by the AMP0GN bit in register ADC0CF.

# 5.3. 8-Bit Mode

Setting the ADC08BE bit in register ADC0CF to 1 will put the ADC in 8-bit mode. In 8-bit mode, only the 8 MSBs of data are converted, allowing the conversion to be completed in two fewer SAR clock cycles than a 10-bit conversion. This can result in an overall lower power consumption since the system can spend more time in a low power mode. The two LSBs of a conversion are always 00 in this mode, and the ADC0L register will always read back 0x00.

# 5.4. 12-Bit Mode (C8051F980/6 and C8051F990/6 devices only)

C8051F980/6 and C8051F990/6 devices have an enhanced SAR converter that provides 12-bit resolution while retaining the 10- and 8-bit operating modes of the other devices in the family. When configured for 12-bit conversions, the ADC performs four 10-bit conversions using four different reference voltages and combines the results into a single 12-bit value. Unlike simple averaging techniques, this method provides true 12-bit resolution of AC or DC input signals without depending on noise to provide dithering. The converter also employs a hardware Dynamic Element Matching algorithm that reconfigures the largest elements of the internal DAC for each of the four 10-bit conversions to cancel any matching errors, enabling the converter to achieve 12-bit linearity performance to go along with its 12-bit resolution. For best performance, the Low Power Oscillator should be selected as the system clock source while taking 12-bit ADC measurements.

The 12-bit mode is enabled by setting the AD012BE bit (ADC0AC.7) to logic 1 and configuring Burst Mode for four conversions as described in Section 5.2.3. The conversion can be initiated using any of the methods described in Section 5.2.1, and the 12-bit result will appear in the ADC0H and ADC0L registers. Since the 12-bit result is formed from a combination of four 10-bit results, the maximum output value is  $4 \times (1023) = 4092$ , rather than the max value of  $(2^{12} - 1) = 4095$  that is produced by a traditional 12-bit converter. To further increase resolution, the burst mode repeat value may be configured to any multiple of four conversions. For example, if a repeat value of 16 is selected, the ADC0 output will be a 14-bit number (sum of four 12-bit numbers) with 13 effective bits of resolution.

#### 5.5. Low Power Mode

The SAR converter provides a low power mode that allows a significant reduction in operating current when operating at low SAR clock frequencies. Low power mode is enabled by setting the AD0LPM bit (ADC0PWR.7) to 1. In general, low power mode is recommended when operating with SAR conversion clock frequency at 4 MHz or less. See the Electrical Characteristics chapter for details on power consumption and the maximum clock frequencies allowed in each mode. Setting the Low Power Mode bit reduces the bias currents in both the SAR converter and in the High-Speed Voltage Reference.



# 8.4. CS0 Multiple Channel Enable

CS0 has the capability of measuring the total capacitance of multiple channels using a single conversion. When the multiple channel feature is enabled (CS0MCEN = 1), Channels selected by CS0SCAN0/1 are internally shorted together and the combined node is selected as the CS0 input. This mode can be used to detect a capacitance change on multiple channels using a single conversion and is useful for implementing "wake-on-multiple channels".

# 8.5. CS0 Gain Adjustment

The gain of the CS0 circuit can be adjusted in integer increments from 1x to 8x (8x is the default). High gain gives the best sensitivity and resolution for small capacitors, such as those typically implemented as touch-sensitive PCB features. To measure larger capacitance values, the gain should be lowered accordingly. The bits CS0CG[2:0] in register CS0MD set the gain value.

#### 8.6. Wake from Suspend

CS0 has the capability of waking the device from a low power suspend mode upon detection of a "touch" using the digital comparator. When the CS0SMEN is set to 1, CS0 may also wake up the device after an end of scan event when CS0CM[2:0] are set to 101b or after each conversion when CS0CM[2:0] are set to 110b or 111b. If the accumulate feature is enabled, the device wakes up after all samples have been accumulated. The CS0WOI bit in the CS0MD1 register can be used to configure desire wake from suspend behavior.

# 8.7. Using CS0 in Applications that Utilize Sleep Mode

To achieve maximum power efficiency, CS0 should be enabled only when taking a conversion and disabled at all other times. CS0 must be disabled by software prior to entering Sleep Mode.



102

# SFR Definition 8.15. CS0MX: Capacitive Sense Mux Channel Select

Bit	7	6	5	4	3	2	1	0
Name	Reserved	Reserved	Reserved	Reserved	CS0MX[3:0]			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Page = 0x0; SFR Address = 0xAB

Bit	Name		Description						
7:5	Reserved	Read = 0000b	ead = 0000b; Write = 0000b.						
4:0	CS0MX[4:0]	CS0 Mux Cha	S0 Mux Channel Select.						
		Selects one of	the 14 input channels for Capacitive Sense conversion.						
		Value	lue Channel						
		0000	P0.0						
		0001	P0.1						
		0010	P0.2						
		0011	P0.3						
		0100	P0.4						
		0101	P0.5						
		0110	P0.6						
		0111	P0.7						
		1000	P1.0						
		1001	P1.1						
		1010	P1.2						
		1011	P1.3						
		1100	00 P1.4 (24-pin packages only)						
		1101	<b>01</b> P1.5						
		1110	Reserved						
		1111	Reserved						



# SFR Definition 13.4. EIP1: Extended Interrupt Priority 1

Bit	7	6	6 5 4 3 2 1 0							
Nam	e PT3		PCP0 PPCA0 PADC0 PWADC0 PRTC0A PSMB0							
Туре	e R/W	R	R/W	R/W	R/W	R/W	R/W	R/W		
Rese	et 0	0 0 0 0 0 0 0 0								
SFR F	Page = All; S	SFR Address =	0xF6							
Bit	Name				Function					
7	PT3	Timer 3 Interr	upt Priority	Control.						
		This bit sets th 0: Timer 3 inte	ne priority of errupts set to	the Timer 3 low priority	interrupt. level.					
		1: Timer 3 inte	errupts set to	high priority	level.					
6	Unused	Read = 0b. W	rite = Don't c	are.						
5	PCP0	Comparator0	(CP0) Inter	rupt Priority	/ Control.					
		This bit sets th	ne priority of	the CP0 inte	errupt.					
		0: CP0 interru	pt set to low	priority leve	l.					
		T. CPO IIIteriu			71.	<u></u>				
4	PPCA0	Programmab	le Counter /	Array (PCA)	)) Interrupt	Priority Con	trol.			
		0: PCA0 interr	upt set to lov	w priority lev	el.					
		1: PCA0 interr	upt set to hig	gh priority le	vel.					
3	PADC0	ADC0 Convei	rsion Comp	lete Interru	ot Priority C	ontrol.				
		This bit sets th	ne priority of	the ADC0 C	onversion C	omplete inte	rrupt.			
		0: ADC0 Conv	version Com	plete interru	ot set to low	priority level.				
		1: ADCU Conv	ersion Com		ot set to high	i priority ieve	1.			
2	PWADC0	ADC0 Window	w Comparat	tor Interrupt	Priority Co	ontrol.				
		0: ADC0 Wind	low interrupt	set to low p	riority level.	upt.				
		1: ADC0 Wind	low interrupt	set to high p	priority level.					
1	PRTC0A	SmaRTClock	Alarm Inter	rupt Priorit	y Control.					
		This bit sets th	ne priority of	the SmaRT(	Clock Alarm	interrupt.				
		0: SmaRTCloo	0: SmaRTClock Alarm interrupt set to low priority level.							
	DOMDO					level.				
U	N2MR0	JNIBUS (SMB	op interrupt	the SMR0 in	n <b>troi.</b> terrunt					
		0: SMB0 interi	rupt set to lo	w priority lev	rel.					
	1: SMB0 interrupt set to high priority level.									



# SFR Definition 13.7. IT01CF: INT0/INT1 Configuration

Bit	7	6	5	4	3	2	1	0
Name	IN1PL		IN1SL[2:0]		IN0PL	IN0SL[2:0]		
Туре	R/W		R/W		R/W		R/W	
Reset	0	0	0	0	0	0	0	1

#### SFR Page = 0x0; SFR Address = 0xE4

Bit	Name	Function
7	IN1PL	INT1 Polarity. 0: INT1 input is active low. 1: INT1 input is active high.
6:4	IN1SL[2:0]	INT1 Port Pin Selection Bits. These bits select which Port pin is assigned to INT1. Note that this pin assignment is independent of the Crossbar; INT1 will monitor the assigned Port pin without disturb- ing the peripheral that has been assigned the Port pin via the Crossbar. The Crossbar will not assign the Port pin to a peripheral if it is configured to skip the selected pin. 000: Select P0.0 001: Select P0.1 010: Select P0.2 011: Select P0.3 100: Select P0.4 101: Select P0.5 110: Select P0.6 111: Select P0.7
3	IN0PL	INTO Polarity. 0: INTO input is active low. 1: INTO input is active high.
2:0	INOSL[2:0]	INTO Port Pin Selection Bits. These bits select which Port pin is assigned to INTO. Note that this pin assignment is independent of the Crossbar; INTO will monitor the assigned Port pin without disturb- ing the peripheral that has been assigned the Port pin via the Crossbar. The Crossbar will not assign the Port pin to a peripheral if it is configured to skip the selected pin. 000: Select P0.0 001: Select P0.1 010: Select P0.2 011: Select P0.3 100: Select P0.4 101: Select P0.5 110: Select P0.7



# C8051F99x-C8051F98x

# SFR Definition 16.2. CRC0IN: CRC0 Data Input

Bit	7	6	5	4	3	2	1	0
Name	CRC0IN[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Page = All; SFR Address = 0x85

Bit	Name	Function
7:0	CRC0IN[7:0]	CRC0 Data Input.
		Each write to CRC0IN results in the written data being computed into the existing CRC result according to the CRC algorithm described in Section 16.1

# SFR Definition 16.3. CRC0DAT: CRC0 Data Output

Bit	7	6	5	4	3	2	1	0	
Name		CRC0DAT[7:0]							
Туре		R/W							
Reset	0	0	0	0	0	0	0	0	

SFR Page = All; SFR Address = 0x86

Bit	Name	Function
7:0	CRC0DAT[7:0]	CRC0 Data Output.
		Each read or write performed on CRC0DAT targets the CRC result bits pointed to by the CRC0 Result Pointer (CRC0PNT bits in CRC0CN).



# SFR Definition 16.4. CRC0AUTO: CRC0 Automatic Control

Bit	7	6	5	4	3	2	1	0
Name	AUTOEN	CRCDONE		CRC0ST[4:0]				
Туре	R/W	R	R	R/W				
Reset	0	1	0	0	0	0	0	0

#### SFR Page = All; SFR Address = 0x9E

Bit	Name	Function
7	AUTOEN	Automatic CRC Calculation Enable.
		When AUTOEN is set to 1, any write to CRC0CN will initiate an automatic CRC starting at Flash sector CRC0ST and continuing for CRC0CNT sectors.
6	CRCDONE	CRCDONE Automatic CRC Calculation Complete.
		Set to 0 when a CRC calculation is in progress. Code execution is stopped during a CRC calculation; therefore, reads from firmware will always return 1.
5	Unused	Read = 0b; Write = Don't Care.
4:0	CRC0ST[4:0]	Automatic CRC Calculation Starting Block.
		These bits specify the Flash block to start the automatic CRC calculation. The starting address of the first Flash block included in the automatic CRC calculation is CRC0ST x Block Size. <b>Note:</b> The block size is 256 bytes.



# SFR Definition 18.1. VDM0CN: VDD Supply Monitor Control

Bit	7	6	5	4	3	2	1	0
Name	VDMEN	VDDSTAT	VDDOK		VDDOKIE			
Туре	R/W	R	R	R	R/W	R	R	R
Reset	1	Varies	Varies	0	1	0	0	0

#### SFR Page = 0x0; SFR Address = 0xFF

Bit	Name	Function
7	VDMEN	V <sub>DD</sub> Supply Monitor Enable.
		<ul> <li>This bit turns the V<sub>DD</sub> supply monitor circuit on/off. The VDD Supply Monitor cannot generate system resets until it is also selected as a reset source in register RSTSRC (SFR Definition 18.2).</li> <li>0: V<sub>DD</sub> Supply Monitor Disabled.</li> <li>1: V<sub>DD</sub> Supply Monitor Enabled.</li> </ul>
6	VDDSTAT	V <sub>DD</sub> Supply Status.
		This bit indicates the current power supply status.
		0: V <sub>DD</sub> is at or below the V <sub>RST</sub> threshold.
5	VDDOK	V <sub>DD</sub> Supply Status (Early Warning).
		This bit indicates the current V <sub>DD</sub> power supply status.
		0: V <sub>DD</sub> is at or below the VDD <sub>WARN</sub> threshold.
		1: V <sub>DD</sub> is above the VDD <sub>WARN</sub> threshold.
4	Unused	Read = 0b. Write = Don't Care.
3	VDDOKIE	V <sub>DD</sub> Early Warning Interrupt Enable.
		Enables the V <sub>DD</sub> Early Warning Interrupt.
		0: V <sub>DD</sub> Early Warning Interrupt is disabled.
		1: V <sub>DD</sub> Early Warning Interrupt is enabled.
2:0	Unused	Read = 000b. Write = Don't Care.

# 18.3. External Reset

The external RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the RST pin generates a reset; an external pullup and/or decoupling of the RST pin may be necessary to avoid erroneous noise-induced resets. See Table 4.4 for complete RST pin specifications. The external reset remains functional even when the device is in the low power suspend and sleep modes. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.



# 20.2. SmaRTClock Clocking Sources

The SmaRTClock peripheral is clocked from its own timebase, independent of the system clock. The SmaRTClock timebase can be derived from an external CMOS clock, the internal LFO, or the SmaRT-Clock oscillator circuit, which has two modes of operation: Crystal Mode, and Self-Oscillate Mode. The oscillation frequency is 32.768 kHz in Crystal Mode and can be programmed in the range of 10 kHz to 40 kHz in Self-Oscillate Mode. The internal LFO frequency is 16.4 kHz ±20%. The frequency of the SmaRTClock oscillator can be measured with respect to another oscillator using an on-chip timer. See Section "25. Timers" on page 278 for more information on how this can be accomplished.

**Note:** The SmaRTClock timebase can be selected as the system clock and routed to a port pin. See Section "19. Clocking Sources" on page 188 for information on selecting the system clock source and Section "21. Port Input/Output" on page 215 for information on how to route the system clock to a port pin. The SmaRTClock timebase can also be routed to a port pin while the device is in its ultra low power sleep mode. See the PMU0MD register description for details.

#### 20.2.1. Using the SmaRTClock Oscillator with a Crystal or External CMOS Clock

When using Crystal Mode, a 32.768 kHz crystal should be connected between XTAL3 and XTAL4. No other external components are required. The following steps show how to start the SmaRTClock crystal oscillator in software:

- 1. Configure the XTAL3 and XTAL4 pins for Analog I/O.
- 2. Set SmaRTClock to Crystal Mode (XMODE = 1).
- 3. Disable Automatic Gain Control (AGCEN) and enable Bias Doubling (BIASX2) for fast crystal startup.
- 4. Set the desired loading capacitance (RTC0XCF).
- 5. Enable power to the SmaRTClock oscillator circuit (RTC0EN = 1).
- 6. Wait 20 ms.
- 7. Poll the SmaRTClock Clock Valid Bit (CLKVLD) until the crystal oscillator stabilizes.
- 8. Poll the SmaRTClock Load Capacitance Ready Bit (LOADRDY) until the load capacitance reaches its programmed value.
- 9. Enable Automatic Gain Control (AGCEN) and disable Bias Doubling (BIASX2) for maximum power savings.
- 10. Enable the SmaRTClock missing clock detector.
- 11. Wait 2 ms.
- 12. Clear the PMU0CF wake-up source flags.

In Crystal Mode, the SmaRTClock oscillator may be driven by an external CMOS clock. The CMOS clock should be applied to XTAL3. XTAL34 should be left floating. In this mode, the external CMOS clock is ac coupled into the SmaRTClock and should have a minimum voltage swing of 400 mV. The CMOS clock signal voltage should not exceed VDD or drop below GND. Bias levels closer to VDD will result in lower I/O power consumption because the XTAL3 pin has a built-in weak pull-up. The SmaRTClock oscillator should be configured to its lowest bias setting with AGC disabled. The CLKVLD bit is indeterminate when using a CMOS clock, however, the OSCFAIL bit may be checked 2 ms after SmaRTClock oscillator is powered on to ensure that there is a valid clock on XTAL3.



#### 20.3.2. Setting a SmaRTClock Alarm

The SmaRTClock alarm function compares the 32-bit value of SmaRTClock Timer to the value of the ALARMn registers. An alarm event is triggered if the SmaRTClock timer is **equal to** the ALARMn registers. If Auto Reset is enabled, the 32-bit timer will be cleared to zero one SmaRTClock cycle after the alarm event.

The SmaRTClock alarm event can be configured to reset the MCU, wake it up from a low power mode, or generate an interrupt. See Section "13. Interrupt Handler" on page 138, Section "15. Power Management" on page 162, and Section "18. Reset Sources" on page 181 for more information.

The following steps can be used to set up a SmaRTClock Alarm:

- 1. Disable SmaRTClock Alarm Events (RTC0AEN = 0).
- 2. Set the ALARMn registers to the desired value.
- 3. Enable SmaRTClock Alarm Events (RTC0AEN = 1).

#### Notes:

- 1. The ALRM bit, which is used as the SmaRTClock Alarm Event flag, is cleared by disabling SmaRTClock Alarm Events (RTC0AEN = 0).
- If AutoReset is disabled, disabling (RTC0AEN = 0) then Re-enabling Alarm Events (RTC0AEN = 1) after a SmaRTClock Alarm without modifying ALARMn registers will automatically schedule the next alarm after 2^32 SmaRTClock cycles (approximately 36 hours using a 32.768 kHz crystal).
- 3. The SmaRTClock Alarm Event flag will remain asserted for a maximum of one SmaRTClock cycle. See Section "15. Power Management" on page 162 for information on how to capture a SmaRTClock Alarm event using a flag which is not automatically cleared by hardware.



# 21.2.2. Assigning Port I/O Pins to Digital Functions

Any Port pins not assigned to analog functions may be assigned to digital functions or used as GPIO. Most digital functions rely on the Crossbar for pin assignment; however, some digital functions bypass the Crossbar in a manner similar to the analog functions listed above. **Port pins used by these digital func-tions and any Port pins selected for use as GPIO should have their corresponding bit in PnSKIP set to 1.** Table 21.2 shows all available digital functions and the potential mapping of Port I/O to each digital function.

Digital Function	Potentially Assignable Port Pins	SFR(s) used for Assignment	
UART0, SPI0, SMBus, CP0 Outputs, System Clock Out- put, PCA0, Timer0 and Tim- er1 External Inputs.	Any Port pin available for assignment by the Crossbar. This includes P0.0–P1.7 pins which have their PnSKIP bit set to 0. <b>Note:</b> The Crossbar will always assign UART0 and SPI1 pins to fixed locations.	XBR0, XBR1, XBR2	
Any pin used for GPIO	P0.0–P1.7, P2.7	P0SKIP, P1SKIP	

# Table 21.2. Port I/O Assignment for Digital Functions

# 21.2.3. Assigning Port I/O Pins to External Digital Event Capture Functions

External digital event capture functions can be used to trigger an interrupt or wake the device from a low power mode when a transition occurs on a digital I/O pin. The digital event capture functions do not require dedicated pins and will function on both GPIO pins (PnSKIP = 1) and pins in use by the Crossbar (PnSKIP = 0). External digital even capture functions cannot be used on pins configured for analog I/O. Table 21.3 shows all available external digital event capture functions.

Table 21.3. Port I/O A	Assignment for	<b>External Digital</b>	Event Capture	<b>Functions</b>
------------------------	----------------	-------------------------	---------------	------------------

Digital Function	Potentially Assignable Port Pins	SFR(s) used for Assignment	
External Interrupt 0	P0.0–P0.7	IT01CF	
External Interrupt 1	P0.0–P0.7	IT01CF	
Port Match	P0.0-P1.7	P0MASK, P0MAT P1MASK, P1MAT	



# C8051F99x-C8051F98x

Registers XBR0, XBR1, and XBR2 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL); when either UART is selected, the Crossbar assigns both pins associated with the UART (TX and RX). UART0 pin assignments are fixed for bootloading purposes: UART TX0 is always assigned to P0.4; UART RX0 is always assigned to P0.5. Standard Port I/Os appear contiguously after the prioritized functions have been assigned.

#### Notes:

- 1. The Crossbar must be enabled (XBARE = 1) before any Port pin is used as a digital output. Port output drivers are disabled while the Crossbar is disabled.
- 2. When SMBus is selected in the Crossbar, the pins associated with SDA and SCL will automatically be forced into open-drain output mode regardless of the PnMDOUT setting.
- 3. SPI0 can be operated in either 3-wire or 4-wire modes, depending on the state of the NSSMD1-NSSMD0 bits in register SPI0CN. The NSS signal is only routed to a Port pin when 4-wire mode is selected. When SPI0 is selected in the Crossbar, the SPI0 mode (3-wire or 4-wire) will affect the pinout of all digital functions lower in priority than SPI0.
- 4. For given XBRn, PnSKIP, and SPInCN register settings, one can determine the I/O pin-out of the device using Figure 21.3.
- 5. On 20-pin devices, P1.4 should be skipped in the Crossbar. It is not available as a device pin.



# 22. SMBus

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compatible with the System Management Bus Specification, version 1.1, and compatible with the I<sup>2</sup>C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/20th of the system clock as a master or slave (this can be faster than allowed by the SMBus specification, depending on the system clock used). A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The SMBus interface may operate as a master and/or slave, and may function on a bus with multiple masters. The SMBus provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. The SMBus peripheral can be fully driven by software (i.e. software accepts/rejects slave addresses, and generates ACKs), or hardware slave address recognition and automatic ACK generation can be enabled to minimize software overhead. A block diagram of the SMBus peripheral and the associated SFRs is shown in Figure 22.1.



Figure 22.1. SMBus Block Diagram



# 25.3.3. SmaRTClock/External Oscillator Capture Mode

The Capture Mode in Timer 3 allows either SmaRTClock or the external oscillator period to be measured against the system clock or the system clock divided by 12. SmaRTClock and the external oscillator period can also be compared against each other.

Setting TF3CEN to 1 enables the SmaRTClock/External Oscillator Capture Mode for Timer 3. In this mode, T3SPLIT should be set to 0, as the full 16-bit timer is used.

When Capture Mode is enabled, a capture event will be generated either every SmaRTClock rising edge or every 8 external clock cycles, depending on the T3XCLK1 setting. When the capture event occurs, the contents of Timer 3 (TMR3H:TMR3L) are loaded into the Timer 3 reload registers (TMR3RLH:TMR3RLL) and the TF3H flag is set (triggering an interrupt if Timer 3 interrupts are enabled). By recording the difference between two successive timer capture values, the SmaRTClock or external clock period can be determined with respect to the Timer 3 clock. The Timer 3 clock should be much faster than the capture clock to achieve an accurate reading.

For example, if T3ML = 1b, T3XCLK1 = 0b, and TF3CEN = 1b, Timer 3 will clock every SYSCLK and capture every SmaRTClock rising edge. If SYSCLK is 24.5 MHz and the difference between two successive captures is 350 counts, then the SmaRTClock period is as follows:

350 x (1 / 24.5 MHz) = 14.2 μs.

This mode allows software to determine the exact frequency of the external oscillator in C and RC mode or the time between consecutive SmaRTClock rising edges, which is useful for determining the SmaRTClock frequency.



Figure 25.9. Timer 3 Capture Mode Block Diagram



#### 26.3.5.2. 9/10/11-bit Pulse Width Modulator Mode

The duty cycle of the PWM output signal in 9/10/11-bit PWM mode should be varied by writing to an "Auto-Reload" Register, which is dual-mapped into the PCA0CPHn and PCA0CPLn register locations. The data written to define the duty cycle should be right-justified in the registers. The auto-reload registers are accessed (read or written) when the bit ARSEL in PCA0PWM is set to 1. The capture/compare registers are accessed when ARSEL is set to 0.

When the least-significant N bits of the PCA0 counter match the value in the associated module's capture/compare register (PCA0CPn), the output on CEXn is asserted high. When the counter overflows from the Nth bit, CEXn is asserted low (see Figure 26.9). Upon an overflow from the Nth bit, the COVF flag is set, and the value stored in the module's auto-reload register is loaded into the capture/compare register. The value of N is determined by the CLSEL bits in register PCA0PWM.

The 9, 10 or 11-bit PWM mode is selected by setting the ECOMn and PWMn bits in the PCA0CPMn register, and setting the CLSEL bits in register PCA0PWM to the desired cycle length (other than 8-bits). If the MATn bit is set to 1, the CCFn flag for the module will be set each time a comparator match (rising edge) occurs. The COVF flag in PCA0PWM can be used to detect the overflow (falling edge), which will occur every 512 (9-bit), 1024 (10-bit) or 2048 (11-bit) PCA clock cycles. The duty cycle for 9/10/11-Bit PWM Mode is given in Equation 26.2, where N is the number of bits in the PWM cycle.

**Important Note About PCA0CPHn and PCA0CPLn Registers**: When writing a 16-bit value to the PCA0CPn registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

Duty Cycle = 
$$\frac{(2^N - PCA0CPn)}{2^N}$$



Equation 26.3. 9, 10, and 11-Bit PWM Duty Cycle

A 0% duty cycle may be generated by clearing the ECOMn bit to 0.

Figure 26.9. PCA 9, 10 and 11-Bit PWM Mode Diagram

