



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Cap Sense, POR, PWM, Temp Sensor, WDT
Number of I/O	16
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 9x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-UFQFN Exposed Pad
Supplier Device Package	20-QFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f990-c-gmr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of Registers

SFR	Definition #	5.1. ADC0CN: ADC0 Control	. 74
SFR	Definition #	5.2. ADC0CF: ADC0 Configuration	. 75
SFR	Definition #	5.3. ADC0AC: ADC0 Accumulator Configuration	. 76
SFR	Definition #	5.4. ADC0PWR: ADC0 Burst Mode Power-Up Time	. 77
SFR	Definition #	5.5. ADC0TK: ADC0 Burst Mode Track Time	. 78
SFR	Definition #	5.6. ADC0H: ADC0 Data Word High Byte	. 79
SFR	Definition #	5.7. ADC0L: ADC0 Data Word Low Byte	. 79
SFR	Definition \$	5.8. ADC0GTH: ADC0 Greater-Than High Byte	. 80
SFR	Definition \$	5.9. ADC0GTL: ADC0 Greater-Than Low Byte	. 80
SFR	Definition \$	5.10. ADC0LTH: ADC0 Less-Than High Byte	. 81
SFR	Definition \$	5.11. ADC0LTL: ADC0 Less-Than Low Byte	. 81
SFR	Definition \$	5.12. ADC0MX: ADC0 Input Channel Select	. 84
SFR	Definition \$	5.13. TOFFH: ADC0 Data Word High Byte	. 87
SFR	Definition #	5.14. TOFFL: ADC0 Data Word Low Byte	. 87
SFR	Definition &	5.15. REF0CN: Voltage Reference Control	. 90
SFR	Definition (6.1. IREF0CN: Current Reference Control	. 91
SFR	Definition (6.2. IREF0CF: Current Reference Configuration	. 92
SFR	Definition 7	7.1. CPT0CN: Comparator 0 Control	. 96
SFR	Definition	7.2. CPT0MD: Comparator 0 Mode Selection	. 97
SFR	Definition	7.3. CPT0MX: Comparator0 Input Channel Select	. 99
SFR	Definition 8	8.1. CS0CN: Capacitive Sense Control	107
SFR	Definition 8	8.2. CS0CF: Capacitive Sense Configuration	108
SFR	Definition 8	8.3. CS0DH: Capacitive Sense Data High Byte	109
SFR	Definition 8	8.4. CS0DL: Capacitive Sense Data Low Byte	109
SFR	Definition 8	8.5. CS0SCAN0: Capacitive Sense Channel Scan Mask 0	110
SFR	Definition 8	8.6. CS0SCAN1: Capacitive Sense Channel Scan Mask 1	110
SFR	Definition 8	8.7. CS0SS: Capacitive Sense Auto-Scan Start Channel	111
SFR	Definition 8	8.8. CS0SE: Capacitive Sense Auto-Scan End Channel	111
SFR	Definition 8	8.9. CS0THH: Capacitive Sense Comparator Threshold High Byte	112
SFR	Definition 8	8.10. CS0THL: Capacitive Sense Comparator Threshold Low Byte .	112
SFR	Definition 8	8.11. CS0MD1: Capacitive Sense Mode 1	113
SFR	Definition 8	8.12. CS0MD2: Capacitive Sense Mode 2	114
SFR	Definition 8	8.13. CS0MD3: Capacitive Sense Mode 3	115
SFR	Definition 8	8.14. CS0PM: Capacitive Sense Pin Monitor	116
SFR	Definition 8	8.15. CS0MX: Capacitive Sense Mux Channel Select	118
SFR	Definition 9	9.1. DPL: Data Pointer Low Byte	125
SFR	Definition 9	9.2. DPH: Data Pointer High Byte	125
SFR	Definition 9	9.3. SP: Stack Pointer	126
SFR	Definition 9	9.4. ACC: Accumulator	126
SFR	Definition 9	9.5. B: B Register	126
SFR	Definition 9	9.6. PSW: Program Status Word	127
SFR	Definition ²	12.1. SFR Page: SFR Page	134
SFR	Definition ⁷	13.1. IE: Interrupt Enable	142













Table 4.2. Global Electrical Characteristics (Continued)

-40 to +85 °C, 25 MHz system clock unless otherwise specified. See "AN358: Optimizing Low Power Operation of the 'F9xx" for details on how to achieve the supply current specifications listed in this table.

Parameter	Conditions	Min	Тур	Max	Units
Notes:					

1.	Based on	device	characterization	data:	Not	production	tested.
	Dubbu on	001100	onalaotonzation	autu,	1101	production	100100.

- 2. SYSCLK must be at least 32 kHz to enable debugging.
- **3.** Digital Supply Current depends upon the particular code being executed. The values in this table are obtained with the CPU executing an "simp \$" loop, which is the compiled form of a while(1) loop in C. One iteration requires 3 CPU clock cycles, and the Flash memory is read on each cycle. The supply current will vary slightly based on the physical location of the simp instruction and the number of Flash address lines that toggle as a result. In the worst case, current can increase by up to 30% if the simp loop straddles a 64-byte Flash address boundary (e.g., 0x007F to 0x0080). Real-world code with larger loops and longer linear sequences will have few transitions across the 64-byte address boundaries.
- 4. Includes oscillator and regulator supply current.
- 5. IDD can be estimated for frequencies < 14 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range, then adding an offset of 84 μA. When using these numbers to estimate I_{DD} for > 14 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 3.0 V; F = 20 MHz, I_{DD} = 3.6 mA (25 MHz 20 MHz) x 0.088 mA/MHz = 3.16 mA assuming the same oscillator setting.
- 6. Idle IDD can be estimated by taking the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 3.0 V; F = 5 MHz, Idle I_{DD} = 1.75 mA (25 MHz 5 MHz) x 0.067 mA/MHz = 0.41 mA.



5.2.2. Tracking Modes

Each ADC0 conversion must be preceded by a minimum tracking time in order for the converted result to be accurate. The minimum tracking time is given in Table 4.10. The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state when Burst Mode is disabled, the ADC0 input is continuously tracked, except when a conversion is in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR is low; conversion begins on the rising edge of CNVSTR (see Figure 5.2). Tracking can also be disabled (shutdown) when the device is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX settings are frequently changed, due to the settling time requirements described in "5.2.4. Settling Time Requirements" on page 71.



Figure 5.2. 10-Bit ADC Track and Conversion Example Timing (BURSTEN = 0)



SFR Definition 5.3. ADC0AC: ADC0 Accumulator Configuration

Bit	7	6	5	4	3	2	1	0
Name	AD012BE	AD0AE	AD0SJST[2:0]			,	AD0RPT[2:0]
Туре	R/W	W	R/W				R/W	
Reset	0	0	0	0	0	0	0	0

SFR Page = 0x0; SFR Address = 0xBA

Bit	Name	Function
7	AD012BE	ADC0 12-Bit Mode Enable. Enables 12-bit Mode on C8051F980/6 and C8051F990/6 devices. 0: 12-bit Mode Disabled. 1: 12-bit Mode Enabled.
6	AD0AE	ADC0 Accumulate Enable. Enables multiple conversions to be accumulated when burst mode is disabled. 0: ADC0H:ADC0L contain the result of the latest conversion when Burst Mode is disabled. 1: ADC0H:ADC0L contain the accumulated conversion results when Burst Mode is disabled. Software must write 0x0000 to ADC0H:ADC0L to clear the accumu- lated result. This bit is write-only. Always reads 0b.
5:3	AD0SJST[2:0]	ADC0 Accumulator Shift and Justify. Specifies the format of data read from ADC0H:ADC0L. 000: Right justified. No shifting applied. 001: Right justified. Shifted right by 1 bit. 010: Right justified. Shifted right by 2 bits. 011: Right justified. Shifted right by 3 bits. 100: Left justified. No shifting applied. All remaining bit combinations are reserved.
2:0	AD0RPT[2:0]	 ADC0 Repeat Count. Selects the number of conversions to perform and accumulate in Burst Mode. This bit field must be set to 000 if Burst Mode is disabled. 000: Perform and Accumulate 1 conversion. 001: Perform and Accumulate 4 conversions. 010: Perform and Accumulate 8 conversions. 011: Perform and Accumulate 16 conversions. 100: Perform and Accumulate 32 conversions. 101: Perform and Accumulate 64 conversions. All remaining bit combinations are reserved.



5.7. ADC0 Analog Multiplexer

ADC0 on C8051F99x-C8051F98x has an analog multiplexer, referred to as AMUX0.

AMUX0 selects the positive inputs to the single-ended ADC0. Any of the following may be selected as the positive input: Port I/O pins, the on-chip temperature sensor, Regulated Digital Supply Voltage (Output of VREG0), VDD Supply, or the positive input may be connected to GND. The ADC0 input channels are selected in the ADC0MX register described in SFR Definition 5.12.



Figure 5.7. ADC0 Multiplexer Block Diagram

Important Note About ADC0 Input Configuration: Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to 0 the corresponding bit in register PnMDIN and disable the digital driver (PnMDOUT = 0 and Port Latch = 1). To force the Crossbar to skip a Port pin, set to 1 the corresponding bit in register PnSKIP. See Section "21. Port Input/Output" on page 215 for more Port I/O configuration details.



SFR Definition 6.2. IREF0CF: Current Reference Configuration

Bit	7	6	5	4	3	2	1	0
Name	PWMEN						PWMSS[2:0]	
Туре	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0

SFR Page = All; SFR Address = 0xB9

Bit	Name	Function
7	PWMEN	PWM Enhanced Mode Enable.
		Enables the PWM Enhanced Mode.
		0: PWM Enhanced Mode disabled.
		1: PWM Enhanced Mode enabled.
6:3	Unused	Read = 0000b, Write = don't care.
2:0	PWMSS[2:0]	PWM Source Select.
		Selects the PCA channel to use for the fine-tuning control signal.
		000: CEX0 selected as fine-tuning control signal.
		001: CEX1 selected as fine-tuning control signal.
		010: CEX2 selected as fine-tuning control signal.
		All Other Values: Reserved.

6.2. IREF0 Specifications

See Table 4.13 on page 62 for a detailed listing of IREF0 specifications.



8.1. Configuring Port Pins as Capacitive Sense Inputs

In order for a port pin to be measured by CS0, that port pin must be configured as an analog input (see "21. Port Input/Output"). Configuring the input multiplexer to a port pin not configured as an analog input will cause the capacitive sense comparator to output incorrect measurements.

8.2. Initializing the Capacitive Sensing Peripheral

The following procedure is recommended for properly initializing the CS0 peripheral:

- 1. Enable the CS0 block (CS0EN = 1) before performing any other initializations.
- 2. Initialize the Start of Conversion Mode Select bits (CS0CM[2:0]) to the desired mode.
- 3. Continue initializing all remaining CS0 registers.

8.3. Capacitive Sense Start-Of-Conversion Sources

A capacitive sense conversion can be initiated in one of eight ways, depending on the programmed state of the CS0 start of conversion bits (CS0CF6:4). Conversions may be initiated by one of the following:

- 1. Writing a 1 to the CS0BUSY bit of register CS0CN
- 2. Timer 0 overflow
- 3. Timer 2 overflow
- 4. Timer 1 overflow
- 5. Timer 3 overflow
- 6. Convert continuously
- 7. Convert continuously with auto-scan enabled
- 8. Perform a single scan of all enabled channels

Conversions can be configured to be initiated continuously through one of two methods. CS0 can be configured to convert at a single channel continuously or it can be configured to convert continuously with auto-scan enabled. When configured to convert continuously, conversions will begin after the CS0BUSY bit in CS0CF has been set. An interrupt will be generated if CS0 conversion complete interrupts are enabled by setting the ECSCPT bit (EIE2.0).

Single Scan Mode allows all channels enabled in the CS0SCAN0 and CS0SCAN1 registers to be scanned in a single pass. An end of scan interrupt can be enabled to trigger once all selected channels have been converted. See Section "8.9. Automatic Scanning (Method 2—CS0SMEN = 1)" on page 104 for more details about this mode.

The CS0 module uses a method of successive approximation to determine the value of an external capacitance. The number of bits the CS0 module converts is adjustable using the CS0CR bits in register CS0MD2. Conversions are 13 bits long by default, but they can be adjusted to 12, 13, 14, or 16 bits depending on the needs of the application. Unconverted bits will be set to 0. Shorter conversion lengths produce faster conversion rates, and vice-versa. Applications can take advantage of faster conversion rates when the unconverted bits fall below the noise floor.

Note: CS0 conversion complete interrupt behavior depends on the settings of the CS0 accumulator. If CS0 is configured to accumulate multiple conversions on an input channel, a CS0 conversion complete interrupt will be generated only after the last conversion completes.



8.8. Automatic Scanning (Method 1—CS0SMEN = 0)

CS0 can be configured to automatically scan a sequence of contiguous CS0 input channels by configuring and enabling auto-scan. Using auto-scan with the CS0 comparator interrupt enabled allows a system to detect a change in measured capacitance without requiring any additional dedicated MCU resources.

Auto-scan is enabled by setting the CS0 start-of-conversion bits (CS0CF6:4) to 111b. After enabling autoscan, the starting and ending channels should be set to appropriate values in CS0SS and CS0SE, respectively. Writing to CS0SS when auto-scan is enabled will cause the value written to CS0SS to be copied into CS0MX. After being enabled, writing a 1 to CS0BUSY will start auto-scan conversions. When auto-scan completes the number of conversions defined in the CS0 accumulator bits (CS0CF1:0), autoscan configures CS0MX to the next sequential port pin configured as an analog input and begins a conversion on that channel. All other pins between CS0SS and CS0SE which are set as analog inputs are grounded during the conversion. This scan sequence continues until CS0MX reaches the ending input channel value defined in CS0SE. After one or more conversions have been taken at this channel, autoscan configures CS0MX back to the starting input channel. For an example system configured to use autoscan, please see Figure "8.2 Auto-Scan Example" on page 103.

Note: Auto-scan attempts one conversion on a CS0MX channel regardless of whether that channel's port pin has been configured as an analog input. Auto-scan will also complete the current rotation when the device is halted for debugging.

If auto-scan is enabled when the device enters suspend mode, auto-scan will remain enabled and running. This feature allows the device to wake from suspend through CS0 greater-than comparator event on any configured capacitive sense input included in the auto-scan sequence of inputs.



Figure 8.2. Auto-Scan Example



8.12. CS0 Pin Monitor

The CS0 module provides accurate conversions in all operating modes of the CPU, peripherals and I/O ports. Pin monitoring circuits are provided to improve interference immunity from high-current output pin switching. The CS0 Pin Monitor register (CS0PM, SFR Definition 8.14) controls the operation of these pin monitors.

Conversions in the CS0 module are immune to any change on digital inputs and immune to most output switching. Even high-speed serial data transmission will not affect CS0 operation as long as the output load is limited. Output changes that switch large loads such as LEDs and heavily-loaded communications lines can affect conversion accuracy. For this reason, the CS0 module includes pin monitoring circuits that will, if enabled, automatically adjust conversion timing if necessary to eliminate any effect from high-current output pin switching.

The pin monitor enable bit should be set for any output signal that is expected to drive a large load.

Example: The SMBus in a system is heavily loaded with multiple slaves and a long PCB route. Set the SMBus pin monitor enable, SMBPM = 1.

Example: Timer2 controls an LED on Port 1, pin 3 to provide variable dimming. Set the Port SFR write monitor enable, PIOPM = 1.

Example: The SPI bus is used to communicate to a nearby host. The pin monitor is not needed because the output is not heavily loaded, SPIPM remains = 0, the default reset state.

Pin monitors should not be enabled unless they are required. The pin monitor works by repeating any portion of a conversion that may have been corrupted by a change on an output pin. Setting pin monitor enables bits will slow CS0 conversions.

The frequency of CS0 retry operations can be limited by setting the CSPMMD bits. In the default (reset) state, all converter retry requests will be performed. This is the recommended setting for all applications. The number of retries per conversion can be limited to either two or four retries by changing CSPMMD. Limiting the number of retries per conversion ensures that even in circumstances where extremely frequent high-power output switching occurs, conversions will be completed, though there may be some loss of accuracy due to switching noise.

Activity of the pin monitor circuit can be detected by reading the Pin Monitor Event bit, CS0PME, in register CS0CN. This bit will be set if any CS0 converter retries have occurred. It remains set until cleared by software or a device reset.

8.13. Adjusting CS0 For Special Situations

There are several configuration options in the CS0 module designed to modify the operation of the circuit and address special situations. In particular, any circuit with more than 500 ohms of series impedance between the sensor and the device pin may require adjustments for optimal performance. Typical applications which may require adjustments include:

- Touch panel sensors fabricated using a resistive conductor such as indium-tin-oxide (ITO).
- Circuits using a high-value series resistor to isolate the sensor element for high ESD protection.

Most systems will require no fine tuning, and the default settings for CS0DT, CS0DR, CS0IA, CS0RP and CS0LP should be used.



SFR Definition 13.6. EIP2: Extended Interrupt Priority 2

Bit	7	6	5	4	3	2	1	0
Name		PCSEOS	PCSDC	PCSCPT		PRTC0F	PMAT	PWARN
Туре	R	R/W	R/W	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Page = All; SFR Address = 0xF7

Bit	Name	Function
7	Unused	Read = 0b. Write = Don't care.
6	PCSEOS	Capacitive Sense End of Scan Interrupt Priority Control. 0: Capacitive Sense End of Scan interrupt set to low priority level. 1: Capacitive Sense End of Scan interrupt set to high priority level.
5	PCSDC	Capacitive Sense Digital Comparator Interrupt Priority Control. 0: Capacitive Sense Digital Comparator interrupt set to low priority level. 1: Capacitive Sense Digital Comparator interrupt set to high priority level.
4	PCSCPT	Capacitive Sense Conversion Complete Interrupt Priority Control. 0: Capacitive Sense Conversion Complete interrupt set to low priority level. 1: Capacitive Sense Conversion Complete interrupt set to high priority level.
3	Unused	Read = 0b. Write = Don't care.
2	PRTC0F	 SmaRTClock Oscillator Fail Interrupt Priority Control. This bit sets the priority of the SmaRTClock Alarm interrupt. O: SmaRTClock Alarm interrupt set to low priority level. 1: SmaRTClock Alarm interrupt set to high priority level.
1	PMAT	Port Match Interrupt Priority Control. This bit sets the priority of the Port Match Event interrupt. 0: Port Match interrupt set to low priority level. 1: Port Match interrupt set to high priority level.
0	PWARN	 Supply Monitor Early Warning Interrupt Priority Control. This bit sets the priority of the Supply Monitor Early Warning interrupt. 0: Supply Monitor Early Warning interrupt set to low priority level. 1: Supply Monitor Early Warning interrupt set to high priority level.



14.5. Flash Write and Erase Guidelines

Any system which contains routines which write or erase Flash memory from software involves some risk that the write or erase routines will execute unintentionally if the CPU is operating outside its specified operating range of V_{DD} , system clock frequency, or temperature. This accidental execution of Flash modifying code can result in alteration of Flash memory contents causing a system failure that is only recoverable by re-Flashing the code in the device.

To help prevent the accidental modification of Flash by firmware, the V_{DD} Monitor must be enabled and enabled as a reset source on C8051F99x-C8051F98x devices for the Flash to be successfully modified. If either the V_{DD} Monitor or the V_{DD} Monitor reset source is not enabled, a Flash Error Device Reset will be generated when the firmware attempts to modify the Flash.

The following guidelines are recommended for any system that contains routines which write or erase Flash from code.

14.5.1. V_{DD} Maintenance and the V_{DD} Monitor

- 1. If the system power supply is subject to voltage or current "spikes," add sufficient transient protection devices to the power supply to ensure that the supply voltages listed in the Absolute Maximum Ratings table are not exceeded.
- 2. Make certain that the minimum V_{DD} rise time specification of 1 ms is met. If the system cannot meet this rise time specification, then add an external V_{DD} brownout circuit to the RST pin of the device that holds the device in reset until V_{DD} reaches the minimum device operating voltage and re-asserts RST if V_{DD} drops below the minimum device operating voltage.
- 3. Keep the on-chip V_{DD} Monitor enabled and enable the V_{DD} Monitor as a reset source as early in code as possible. This should be the first set of instructions executed after the Reset Vector. For C-based systems, this will involve modifying the startup code added by the C compiler. See your compiler documentation for more details. Make certain that there are no delays in software between enabling the V_{DD} Monitor and enabling the V_{DD} Monitor as a reset source. Code examples showing this can be found in "AN201: Writing to Flash from Firmware," available from the Silicon Laboratories website.

Notes:

- On C8051F99x-C8051F98x devices, both the V_{DD} Monitor and the V_{DD} Monitor reset source must be enabled to write or erase Flash without generating a Flash Error Device Reset.
- 2. On C8051F99x-C8051F98x devices, both the V_{DD} Monitor and the V_{DD} Monitor reset source are enabled by hardware after a power-on reset.
- 4. As an added precaution, explicitly enable the V_{DD} Monitor and enable the V_{DD} Monitor as a reset source inside the functions that write and erase Flash memory. The V_{DD} Monitor enable instructions should be placed just after the instruction to set PSWE to a 1, but before the Flash write or erase operation instruction.
- Make certain that all writes to the RSTSRC (Reset Sources) register use direct assignment operators and explicitly DO NOT use the bit-wise operators (such as AND or OR). For example, "RSTSRC = 0x02" is correct, but "RSTSRC |= 0x02" is incorrect.
- 6. Make certain that all writes to the RSTSRC register explicitly set the PORSF bit to a 1. Areas to check are initialization code which enables other reset sources, such as the Missing Clock Detector or Comparator, for example, and instructions which force a Software Reset. A global search on "RSTSRC" can quickly verify this.



15. Power Management

C8051F99x-C8051F98x devices support 5 power modes: Normal, Idle, Stop, Suspend, and Sleep. The power management unit (PMU0) allows the device to enter and wake-up from the available power modes. A brief description of each power mode is provided in Table 15.1. Detailed descriptions of each mode can be found in the following sections.

Power Mode	Description	Wake-Up Sources	Power Savings
Normal	Device fully functional	N/A	Excellent MIPS/mW
Idle	All peripherals fully functional. Very easy to wake up.	Any Interrupt	Good No Code Execution
Stop	Legacy 8051 low power mode. A reset is required to wake up.	Any Reset	Good No Code Execution Precision Oscillator Disabled
Suspend	Similar to Stop Mode, but very fast wake-up time and code resumes execution at the next instruction.	CS0, SmaRTClock, Port Match, Comparator0, RST pin	Very Good No Code Execution All Internal Oscillators Disabled System Clock Gated
Sleep	Ultra Low Power and flexible wake-up sources. Code resumes execution at the next instruction. Comparator0 only functional in two-cell mode.	SmaRTClock, Port Match, Comparator0, RST pin	Excellent Power Supply Gated All Oscillators except SmaRT- Clock Disabled

In battery powered systems, the system should spend as much time as possible in sleep mode in order to preserve battery life. When a task with a fixed number of clock cycles needs to be performed, the device should switch to normal mode, finish the task as quickly as possible, and return to sleep mode. Idle mode and suspend modes provide a very fast wake-up time; however, the power savings in these modes will not be as much as in sleep mode. Stop mode is included for legacy reasons; the system will be more power efficient and easier to wake up when idle, suspend, or sleep mode are used.

Although switching power modes is an integral part of power management, enabling/disabling individual peripherals as needed will help lower power consumption in all power modes. Each analog peripheral can be disabled when not in use or placed in a low power mode. Digital peripherals such as timers or serial busses draw little power whenever they are not in use. Digital peripherals draw no power in sleep mode.



Notes:

SFR Definition 16.5. CRC0CNT: CRC0 Automatic Flash Sector Count

Bit	7	6	5	4	3	2	1	0	
Nam	е			CRC0CNT[4:0]					
Туре	e R	R	R	R/W					
Rese	et O	0	0	0	0	0	0	0	
SFR F	Page = All; SFR	Address =	0x9A						
Bit	Name		Function						
7:5	Unused	Read = 0	Read = 000b; Write = Don't Care.						
4:0	CRC0CNT[4:0]	Automa	Automatic CRC Calculation Block Count.						

calculation is (CRC0ST+CRC0CNT) x Block Size - 1.

1. The block size is 256 bytes.

These bits specify the number of Flash blocks to include in an automatic CRC calculation. The last address of the last Flash block included in the automatic CRC

2. The maximum number of blocks that may be computed in a single operation is 31. To compute a CRC on all 32 blocks, perform one operation on 31 blocks, then perform a second operation on 1 block without clearing the CRC result.

SILICON	LABS

SFR Definition 20.1. RTC0KEY: SmaRTClock Lock and Key

Bit	7	6	5	4	3	2	1	0
Name	RTC0ST[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Page = 0x0; SFR Address = 0xAE

Bit	Name	Function
7:0	RTC0ST	SmaRTClock Interface Status.
		Provides lock status when read.
		Read: 0x02: SmaRTClock Interface is unlocked.
		Write: Writes to RTC0KEY have no effect.



SFR Definition 20.2. RTC0ADR: SmaRTClock Address

Bit	7	6	5	4	3	2	1	0
Name	BUSY	AUTORD		SHORT		ADDI	R[3:0]	
Туре	R/W	R/W	R	R/W	R/W			
Reset	0	0	0	0	0	0	0	0

SFR Page = 0x0; SFR Address = 0xAC

Bit	Name	Function
7	BUSY	SmaRTClock Interface Busy Indicator.
		Indicates SmaRTClock interface status. Writing 1 to this bit initiates an indirect read.
6	AUTORD	SmaRTClock Interface Autoread Enable.
		Enables/disables Autoread.
		0: Autoread Disabled.
		1: Autoread Enabled.
5	Unused	Read = 0b; Write = Don't Care.
4	SHORT	Short Strobe Enable.
		Enables/disables the Short Strobe Feature.
		0: Short Strobe disabled.
		1: Short Strobe enabled.
3:0	ADDR[3:0]	SmaRTClock Indirect Register Address.
		Sets the currently selected SmaRTClock register.
		See Table 20.1 for a listing of all SmaRTClock indirect registers.
Note:	The ADDR bits	s increment after each indirect read/write operation that targets a CAPTUREn or ALARMn
	Internal SmaR	I Clock register.

SFR Definition 20.3. RTC0DAT: SmaRTClock Data

Bit	7	6	5	4	3	2	1	0
Name	RTC0DAT[7:0]							
Туре	R/W							
Reset	0	0 0 0 0 0 0 0 0						

SFR Page= 0x0; SFR Address = 0xAD

Bit	Name	Function
7:0	RTC0DAT	SmaRTClock Data Bits.
		Holds data transferred to/from the internal SmaRTClock register selected by RTC0ADR.
Note: F	Read-modify-v	vrite instructions (orl, anl, etc.) should not be used on this register.



Registers XBR0, XBR1, and XBR2 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL); when either UART is selected, the Crossbar assigns both pins associated with the UART (TX and RX). UART0 pin assignments are fixed for bootloading purposes: UART TX0 is always assigned to P0.4; UART RX0 is always assigned to P0.5. Standard Port I/Os appear contiguously after the prioritized functions have been assigned.

Notes:

- 1. The Crossbar must be enabled (XBARE = 1) before any Port pin is used as a digital output. Port output drivers are disabled while the Crossbar is disabled.
- 2. When SMBus is selected in the Crossbar, the pins associated with SDA and SCL will automatically be forced into open-drain output mode regardless of the PnMDOUT setting.
- 3. SPI0 can be operated in either 3-wire or 4-wire modes, depending on the state of the NSSMD1-NSSMD0 bits in register SPI0CN. The NSS signal is only routed to a Port pin when 4-wire mode is selected. When SPI0 is selected in the Crossbar, the SPI0 mode (3-wire or 4-wire) will affect the pinout of all digital functions lower in priority than SPI0.
- 4. For given XBRn, PnSKIP, and SPInCN register settings, one can determine the I/O pin-out of the device using Figure 21.3.
- 5. On 20-pin devices, P1.4 should be skipped in the Crossbar. It is not available as a device pin.



SFR Definition 21.3. XBR2: Port I/O Crossbar Register 2

Bit	7	6	5	4	3	2	1	0
Name	WEAKPUD	XBARE						
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Page = 0x0; SFR Address = 0xE3

Bit	Name	Function
7	WEAKPUD	Port I/O Weak Pullup Disable.
		0: Weak Pullups enabled (except for Port I/O pins configured for analog mode).
		1: Weak Pullups disabled.
6	XBARE	Crossbar Enable.
		0: Crossbar disabled.
		1: Crossbar enabled.
5:0	Unused	Read = 000000b; Write = Don't Care.
Note: 7	The Crossbar mu	ust be enabled (XBARE = 1) to use any Port pin as a digital output.



23.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to 1. If the above conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set to 1. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to 1.





23.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON0.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data byte(s) addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).





* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





Figure 24.9. SPI Master Timing (CKPHA = 1)

