# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Cap Sense, POR, PWM, Temp Sensor, WDT
Number of I/O	17
Program Memory Size	8KB (8K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-SSOP (0.154", 3.90mm Width)
Supplier Device Package	24-QSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f996-gu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Numbers								
Name	<sup>•</sup> F980/1/2 <sup>•</sup> F983/5 <sup>•</sup> F990/1 -GM	'F986/7 'F988/9 'F996/7 -GM	'F986/7 'F988/9 'F996/7 -GU	Туре	Description			
P0.1/	1	23	2	D I/O or A In	Port 0.1. See Port I/O Section for a complete description.			
AGND*				G	Optional Analog Ground. See Section "5.9. Voltage and Ground Reference Options" on page 88.			
P0.2/	20	22	1	D I/O or A In	Port 0.2. See Port I/O Section for a complete description.			
XTAL1/				A In	External Clock Input. This pin is the external oscillator return for a crystal or resonator. See Section "19. Clocking Sources" on page 188.			
RTCOUT				D Out	Buffered SmaRTClock oscillator output.			
P0.3/	19	21	24	D I/O or A In	Port 0.3. See Section "21. Port Input/Output" on page 215 for a complete description.			
XTAL2/				A Out	External Clock Output. This pin is the excitation driver for an external crystal or resonator.			
				D In	External Clock Input. This pin is the external clock input in external CMOS clock mode.			
				A In	External Clock Input. This pin is the external clock input in capacitor or RC oscillator configurations. See Section "19. Clocking Sources" on page 188 for			
					complete details.			
WAKEOUT				D Out	Wake-up request signal to wake up external devices.			
P0.4/	18	20	23	D I/O or A In	Port 0.4. See Section "21. Port Input/Output" on page 215 for a complete description.			
тх				D Out	UART TX Pin. See Section "21. Port Input/Output" on page 215.			
P0.5/	17	19	22	D I/O or A In	Port 0.5. See Section "21. Port Input/Output" on page 215 for a complete description.			
RX				D In	UART RX Pin. See Section "21. Port Input/Output" on page 215.			
Note: Available only on the C8051F980/2/6/8 and C8051F990/6 devices.								

### Table 3.1. Pin Definitions for the C8051F99x-C8051F98x (Continued)



Dimension	MIN	MAX		
C1	3.90	4.00		
C2	3.90	4.00		
E	0.50 BSC			
X1	0.20	0.30		
X2	2.70	2.80		
Y1	0.65	0.75		
Y2	2.70	2.80		

### Table 3.5. PCB Land Pattern

### Notes:

### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

### Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be  $60 \ \mu m$  minimum, all the way around the pad.

### **Stencil Design**

- **1.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- **3.** The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- **4.** A 2x2 array of 1.10 mm x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad.

### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 5. SAR ADC with 16-bit Auto-Averaging Accumulator and Autonomous Low Power Burst Mode

The ADC0 on C8051F980/6 and C8051F990/6 devices is a 300 ksps, 10-bit or 75 ksps, 12-bit successiveapproximation-register (SAR) ADC with integrated track-and-hold and programmable window detector. ADC0 also has an autonomous low power Burst Mode which can automatically enable ADC0, capture and accumulate samples, then place ADC0 in a low power shutdown mode without CPU intervention. It also has a 16-bit accumulator that can automatically oversample and average the ADC results. See Section 5.4 for more details on using the ADC in 12-bit mode. C8051F982 and C8051F988 devices only support the 10-bit mode.

The ADC is fully configurable under software control via Special Function Registers. The ADC0 operates in Single-ended mode and may be configured to measure various different signals using the analog multiplexer described in "5.7. ADC0 Analog Multiplexer" on page 83. The voltage reference for the ADC is selected as described in "5.9. Voltage and Ground Reference Options" on page 88.



Figure 5.1. ADC0 Functional Block Diagram



### 5.2.4. Settling Time Requirements

A minimum amount of tracking time is required before each conversion can be performed, to allow the sampling capacitor voltage to settle. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For many applications, these three SAR clocks will meet the minimum tracking time requirements, and higher values for the external source impedance will increase the required tracking time.

Figure 5.4 shows the equivalent ADC0 input circuit. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 5.1. When measuring the Temperature Sensor output or  $V_{DD}$  with respect to GND,  $R_{TOTAL}$  reduces to  $R_{MUX}$ . See Table 4.10 for ADC0 minimum settling time requirements as well as the mux impedance and sampling capacitor values.

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL}C_{SAMPLE}$$

### **Equation 5.1. ADC0 Settling Time Requirements**

Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 $R_{TOTAL}$  is the sum of the AMUX0 resistance and any external source resistance.

*n* is the ADC resolution in bits (10).



Note: The value of CSAMPLE depends on the PGA Gain. See Table 4.10 for details.

### Figure 5.4. ADC0 Equivalent Input Circuits



# C8051F99x-C8051F98x

### 5.6.1. Window Detector In Single-Ended Mode

Figure 5.5 shows two example window comparisons for right-justified data. with ADC0LTH:ADC0LTL = 0x0080 (128d) and ADC0GTH:ADC0GTL = 0x0040 (64d). The input voltage can range from 0 to VREF x (1023/1024) with respect to GND, and is represented by a 10-bit unsigned integer value. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0x0040 < ADC0H:ADC0L < 0x0080). In the right example, and AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0x0040 or ADC0H:ADC0L > 0x0080). Figure 5.6 shows an example using leftjustified data with the same comparison values.



Figure 5.5. ADC Window Compare Example: Right-Justified Single-Ended Data



Figure 5.6. ADC Window Compare Example: Left-Justified Single-Ended Data

### 5.6.2. ADC0 Specifications

See "4. Electrical Characteristics" on page 48 for a detailed listing of ADC0 specifications.



### 5.8.1. Calibration

The uncalibrated temperature sensor output is extremely linear and suitable for relative temperature measurements (see Table 4.11 for linearity specifications). For absolute temperature measurements, offset and/or gain calibration is recommended. Typically a 1-point (offset) calibration includes the following steps:

- 1. Control/measure the ambient temperature (this temperature must be known).
- 2. Power the device, and delay for a few seconds to allow for self-heating.
- 3. Perform an ADC conversion with the temperature sensor selected as the positive input and GND selected as the negative input.
- 4. Calculate the offset characteristics, and store this value in non-volatile memory for use with subsequent temperature sensor measurements.

Figure 5.9 shows the typical temperature sensor error assuming a 1-point calibration at 25 °C. **Parameters that affect ADC measurement, in particular the voltage reference value, will also affect temperature measurement.** 

A single-point offset measurement of the temperature sensor is performed on each device during production test. The measurement is performed at 25 °C  $\pm$ 5 °C, using the ADC with the internal high speed reference buffer selected as the Voltage Reference. The direct ADC result of the measurement is stored in the SFR registers TOFFH and TOFFL, shown in SFR Definition 5.13 and SFR Definition 5.14.



Figure 5.9. Temperature Sensor Error with 1-Point Calibration (V<sub>REF</sub> = 1.65 V)



# C8051F99x-C8051F98x

# SFR Definition 7.2. CPT0MD: Comparator 0 Mode Selection

Bit	7	6	5	4	3	2	1	0
Name			CP0RIE	CP0FIE			CP0M	ID[1:0]
Туре	R/W	R	R/W	R/W	R	R	R/W	
Reset	1	0	0	0	0	0	1	0

# SFR Page = 0x0; SFR Address = 0x9D

Bit	Name	Function
7	Reserved	Read = 1b, Must Write 1b.
6	Unused	Read = 0b, Write = don't care.
5	CP0RIE	<b>Comparator0 Rising-Edge Interrupt Enable.</b> 0: Comparator0 Rising-edge interrupt disabled. 1: Comparator0 Rising-edge interrupt enabled.
4	CP0FIE	<b>Comparator0 Falling-Edge Interrupt Enable.</b> 0: Comparator0 Falling-edge interrupt disabled. 1: Comparator0 Falling-edge interrupt enabled.
3:2	Unused	Read = 00b, Write = don't care.
1:0	CP0MD[1:0]	Comparator0 Mode Select These bits affect the response time and power consumption for Comparator0. 00: Mode 0 (Fastest Response Time, Highest Power Consumption) 01: Mode 1 10: Mode 2 11: Mode 3 (Slowest Response Time, Lowest Power Consumption)



# SFR Definition 7.3. CPT0MX: Comparator0 Input Channel Select

Bit	7	6	5	4	3	2	1	0
Name	CMX0N[3:0]				CMX0P[3:0]			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	0	0	0	1	0	0

SFR Page = 0x0; SFR Address = 0x9F

Bit	Name		Function				
7:4	CMX0N	Comparator0 Selects the ne	Negative Input Selection.	mparator0.			
		0000:	Reserved	1000:	Reserved		
		0001:	Reserved	1001:	Reserved		
		0010:	Reserved	1010:	Reserved		
		0011:	Reserved	1011:	Reserved		
		0100:	P1.1	1100:	Capacitive Touch Sense Compare		
		0101:	Reserved	1101:	VDD divided by 2		
		0110:	Reserved	1110:	Digital Supply Voltage		
		0111:	Reserved	1111:	Ground		
3:0	CMX0P	Comparator0	Positive Input Selection.				
		Selects the po	sitive input channel for Com	parator0.			
		0000:	Reserved	1000:	Reserved		
		0001:	Reserved	1001:	Reserved		
		0010:	Reserved	1010:	Reserved		
		0011:	Reserved	1011:	Reserved		
		0100:	P1.0	1100:	Capacitive Touch Sense Compare		
		0101:	Reserved	1101:	VDD divided by 2		
		0110:	Reserved	1110:	VDD Supply Voltage		
		0111:	Reserved	1111:	VDD Supply Voltage		



# C8051F99x-C8051F98x

### SFR Definition 8.2. CS0CF: Capacitive Sense Configuration

Bit	7	6	5	4	3	2	1	0
Name	<b>CS0SMEN</b>	CS0CM[2:0]			<b>CSOMCEN</b>	CS0ACU[2:0]		
Туре	R/W	R/W			R		R/W	
Reset	0	0	0	0	0	0	0	0

### SFR Page = 0x0; SFR Address = 0xAA

Bit	Name	Description
7	<b>CS0SMEN</b>	CS0 Channel Scan Masking Enable.
		0: The CS0SCAN0 and CS0SCAN1 register contents are ignored.
		1: The CS0SCAN0 and CS0SCAN1 registers are used to determine which
6:4	CS0CM[2:0]	CS0 Start of Conversion Mode Select.
		000: Conversion initiated on every write of 1 to CS0BUSY.
		001: Conversion initiated on overflow of Timer 0.
		010: Conversion initiated on overflow of Timer 2.
		011: Conversion initiated on overflow of Timer 1.
		100: Conversion initiated on overflow of Timer 3.
		When CS0SMEN = 0
		101: Reserved.
		110: Conversion initiated continuously on the channel selected by CS0MX after writing 1 to CS0BUSY.
		111: Conversions initiated continuously on channels from CS0SS to CS0SE after
		writing 1 to CS0BUSY.
		When CS0SMEN = 1
		101: Single Scan Mode, scans the channels selected by CS0SCAN0/1 once.
		110: Conversion initiated continuously on the channel selected by CS0MX after
		writing 1 to CS0BUSY.
		111: Auto Scan Mode, continuously scans the channels selected by
		CS0SCAN0/1.
3	<b>CSOMCEN</b>	CS0 Multiple Channel Enable.
		0: Multiple channel feature is disabled.
		1: Channels selected by CS0SCAN0/1 are internally shorted together and the
		combined node is selected as the CS0 input. This mode can be used to detect a
		capacitance change on multiple channels using a single conversion.
2:0	CS0ACU[2:0]	CS0 Accumulator Mode Select.
		000: Accumulate 1 sample.
		001: Accumulate 4 samples.
		010: Accumulate 8 samples.
		011: Accumulate 16 samples
		100: Accumulate 32 samples.
		101: Accumulate 64 samples.
		11x: Reserved.



### 15.4. Suspend Mode

Setting the Suspend Mode Select bit (PMU0CF.6) causes the system clock to be gated off and all internal oscillators disabled. The system clock source must be set to the low power internal oscillator or the precision oscillator prior to entering Suspend Mode. All digital logic (timers, communication peripherals, interrupts, CPU, etc.) stops functioning until one of the enabled wake-up sources occurs.

The following wake-up sources can be configured to wake the device from Suspend Mode:

- CS0 End of Conversion or End of Scan
- SmaRTClock Oscillator Fail
- SmaRTClock Alarm
- Port Match Event
- Comparator0 Rising Edge
- Note: Upon wake-up from suspend mode, PMU0 requires two system clocks in order to update the PMU0CF wakeup flags. All flags will read back a value of '0' during the first two system clocks following a wake-up from suspend mode.

In addition, a noise glitch on  $\overline{\text{RST}}$  that is not long enough to reset the device will cause the device to exit suspend. In order for the MCU to respond to the pin reset event, software must not place the device back into suspend mode for a period of 15 µs. The PMU0CF register may be checked to determine if the wake-up was due to a falling edge on the /RST pin. If the wake-up source is not due to a falling edge on RST, there is no time restriction on how soon software may place the device back into suspend mode. A 4.7 kW pullup resistor to VDD is recommend for RST to prevent noise glitches from waking the device.

### 15.5. Sleep Mode

Setting the Sleep Mode Select bit (PMU0CF.7) turns off the internal 1.8 V regulator (VREG0) and switches the power supply of all on-chip RAM to the VDD pin (see Figure 15.1). Power to most digital logic on the chip is disconnected; only PMU0 and the SmaRTClock remain powered. Analog peripherals remain powered in two-cell mode. Only the Comparators remain functional when the device enters Sleep Mode. All other analog peripherals (CS0, ADC0, IREF0, External Oscillator, etc.) should be disabled prior to entering Sleep Mode. The system clock source must be set to the low power internal oscillator prior to entering Sleep Mode.

**Important Note**: The precision internal oscillator may potentially lock up after exiting Sleep mode. Systems using Sleep Mode should switch to the low power oscillator prior to entering Sleep Mode:

- 1. Switch the system clock to the low power oscillator (CLKSEL = 0x04).
- 2. Turn off the Precision Oscillator (OSCICN &= ~0x80).
- 3. Enter Sleep.
- 4. Exit Sleep.
- 5. Turn on the Precision Oscillator (OSCICN |= 0x80).
- 6. Switch the system clock to the Precision Oscillator (CLKSEL = 0x00).

GPIO pins configured as digital outputs will retain their output state during sleep mode. In two-cell mode, they will maintain the same current drive capability in sleep mode as they have in normal mode.

GPIO pins configured as digital inputs can be used during sleep mode as wakeup sources using the port match feature. In two-cell mode, they will maintain the same input level specs in sleep mode as they have in normal mode.

C8051F99x-C8051F98x devices support a wakeup request for external devices. Upon exit from sleep mode, the wake-up request signal is driven low, allowing other devices in the system to wake up from their low power modes.



### 18.1. Power-On Reset

During power-up, the device is held in a reset state and the  $\overline{RST}$  pin voltage tracks V<sub>DD</sub> (through a weak pull-up) until the device is released from reset. After VDD settles above VPOR, a delay occurs before the device is released from reset; the delay decreases as the V<sub>DD</sub> ramp time increases (V<sub>DD</sub> ramp time is defined as how fast V<sub>DD</sub> ramps from 0 V to V<sub>POR</sub>). Figure 18.2 plots the power-on and V<sub>DD</sub> monitor reset timing. For valid ramp times (less than 3 ms), the power-on reset delay (T<sub>PORDelay</sub>) is typically 7 ms (V<sub>DD</sub> = 1.8 V) or 15 ms (V<sub>DD</sub> = 3.6 V).

**Note:** The maximum  $V_{DD}$  ramp time is 3 ms; slower ramp times may cause the device to be released from reset before  $V_{DD}$  reaches the  $V_{POR}$  level.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. When PORSF is set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other resets). Since all resets cause program execution to begin at the same location (0x0000), software can read the PORSF flag to determine if a power-up was the cause of reset. The contents of internal data memory should be assumed to be undefined after a power-on reset.

The POR supply monitor can be disabled to save power by writing 1 to the MONDIS (PMU0MD.5) bit. When the POR supply monitor is disabled, all reset sources will trigger a full POR and will re-enable the POR supply monitor.



Figure 18.2. Power-Fail Reset Timing Diagram



### **19.4.** Special Function Registers for Selecting and Configuring the System Clock

The clocking sources on C8051F99x-C8051F98x devices are enabled and configured using the OSCICN, OSCICL, OSCXCN and the SmaRTClock internal registers. See Section "20. SmaRTClock (Real Time Clock)" on page 197 for SmaRTClock register descriptions. The system clock source for the MCU can be selected using the CLKSEL register. To minimize active mode current, the oneshot timer which sets Flash read time should by bypassed when the system clock is greater than 10 MHz. See the FLSCL register description for details.

The clock selected as the system clock can be divided by 1, 2, 4, 8, 16, 32, 64, or 128. When switching between two clock divide values, the transition may take up to 128 cycles of the undivided clock source. The CLKRDY flag can be polled to determine when the new clock divide value has been applied. The clock divider must be set to "divide by 1" when entering Suspend or Sleep Mode.

The system clock source may also be switched on-the-fly. The switchover takes effect after one clock period of the slower oscillator.

### SFR Definition 19.1. CLKSEL: Clock Select

Bit	7	6	5	4	3	2	1	0
Name	CLKRDY	CLKDIV[2:0]					CLKSEL[2:0]	]
Туре	R	R/W			R/W		R/W	
Reset	1	0 0 0			0	0	1	0

### SFR Page = All; SFR Address = 0xA9

Bit	Name	Function
7	CLKRDY	System Clock Divider Clock Ready Flag.
		0: The selected clock divide setting has not been applied to the system clock.
		1: The selected clock divide setting has been applied to the system clock.
6:4	CLKDIV[2:0]	System Clock Divider Bits.
		Selects the clock division to be applied to the undivided system clock source.
		000: System clock is divided by 1.
		001: System clock is divided by 2.
		010: System clock is divided by 4.
		011: System clock is divided by 8.
		100: System clock is divided by 16.
		101: System clock is divided by 32.
		110: System clock is divided by 64.
		111: System clock is divided by 128.
3	Unused	Read = 0b. Must Write 0b.
2:0	CLKSEL[2:0]	System Clock Select.
		Selects the oscillator to be used as the undivided system clock source.
		000: Precision Internal Oscillator.
		001: External Oscillator.
		010: Low Power Oscillator divided by 8.
		011: SmaRTClock Oscillator.
		100: Low Power Oscillator.
		All other values reserved.



Mode	Setting	Power Consumption
Crystal	Bias Double Off, AGC On	Lowest 600 nA
	Bias Double Off, AGC Off	Low 800 nA
	Bias Double On, AGC On	High
	Bias Double On, AGC Off	Highest
Self-Oscillate	Bias Double Off	Low
	Bias Double On	High

# Table 20.3. SmaRTClock Bias Settings



Bit	Set by Hardware When:	Cleared by Hardware When:
MAGTED	<ul> <li>A START is generated.</li> </ul>	<ul> <li>A STOP is generated.</li> </ul>
WASTER		<ul> <li>Arbitration is lost.</li> </ul>
	<ul> <li>START is generated.</li> </ul>	A START is detected.
	<ul> <li>SMB0DAT is written before the start of an</li> </ul>	<ul> <li>Arbitration is lost.</li> </ul>
TANODE	SMBus frame.	<ul> <li>SMB0DAT is not written before the</li> </ul>
		start of an SMBus frame.
STA	A START followed by an address byte is received	Must be cleared by software.
	A STOP is detected while addressed as a	
STO	slave.	A pending STOP is generated.
010	<ul> <li>Arbitration is lost due to a detected STOP.</li> </ul>	
	A byte has been received and an ACK	<ul> <li>After each ACK cycle.</li> </ul>
ACKRQ	response value is needed (only when	,
	hardware ACK is not enabled).	
	<ul> <li>A repeated START is detected as a</li> </ul>	Each time SI is cleared.
	MASTER when STA is low (unwanted	
	SCL is sensed low while attempting to	
ARBLOST	generate a STOP or repeated START	
	condition.	
	<ul> <li>SDA is sensed low while transmitting a 1</li> </ul>	
	(excluding ACK bits).	
ACK	<ul> <li>The incoming ACK value is low</li> </ul>	The incoming ACK value is high
	(ACKNOWLEDGE).	(NOT ACKNOWLEDGE).
	A START has been generated.	Must be cleared by software.
	Lost arbitration.	
	A byte has been transmitted and an ACK/NACK received	
SI	<ul> <li>A byte has been received.</li> </ul>	
	<ul> <li>A START or repeated START followed by a</li> </ul>	
	slave address + R/W has been received.	
	<ul> <li>A STOP has been received.</li> </ul>	

Table 22.3. Sources for Hardware Changes to SMB0CN



### 22.4.4. Data Register

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software may safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0, as the interface may be in the process of shifting a byte of data into or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data or address in SMB0DAT.

### SFR Definition 22.5. SMB0DAT: SMBus Data

Bit	7	6	5	4	3	2	1	0
Name	SMB0DAT[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

### SFR Page = 0x0; SFR Address = 0xC2

Bit	Name	Function
7:0	SMB0DAT[7:0]	SMBus Data.
		The SMB0DAT register contains a byte of data to be transmitted on the SMBus serial interface or a byte that has just been received on the SMBus serial interface. The CPU can read from or write to this register whenever the SI serial interrupt flag (SMB0CN.0) is set to logic 1. The serial data in the register remains stable as long as the SI flag is set. When the SI flag is not set, the system may be in the process of shifting data in/out and the CPU should not attempt to access this register.



# 23. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "23.1. Enhanced Baud Rate Generation" on page 258). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).



Figure 23.1. UART0 Block Diagram



### SFR Definition 24.1. SPI0CFG: SPI0 Configuration

Bit	7	6	5	4	3	2	1	0
Name	SPIBSY	MSTEN	СКРНА	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT
Туре	R	R/W	R/W	R/W	R	R	R	R
Reset	0	0	0	0	0	1	1	1

# SFR Page = 0x0; SFR Address = 0xA1

Bit	Name	Function		
7	SPIBSY	SPI Busy.		
		This bit is set to logic 1 when a SPI transfer is in progress (master or slave mode).		
6	MSTEN	Master Mode Enable.		
		0: Disable master mode. Operate in slave mode.		
		1: Enable master mode. Operate as a master.		
5	CKPHA	SPI0 Clock Phase.		
		0: Data centered on first edge of SCK period.*		
		1: Data centered on second edge of SCK period.*		
4	CKPOL	SPI0 Clock Polarity.		
		0: SCK line low in idle state.		
		1: SCK line high in idle state.		
3	SLVSEL	Slave Selected Flag.		
		This bit is set to logic 1 whenever the NSS pin is low indicating SPI0 is the selected		
		slave. It is cleared to logic 0 when NSS is high (slave not selected). This bit does		
		sion of the pin input.		
2	NSSIN	NSS Instantaneous Pin Input.		
		This bit mimics the instantaneous value that is present on the NSS port pin at the		
		time that the register is read. This input is not de-glitched.		
1	SRMT	Shift Register Empty (valid in slave mode only).		
		This bit will be set to logic 1 when all data has been transferred in/out of the shift		
		register, and there is no new information available to read from the transmit buffer		
		or write to the receive buffer. It returns to logic 0 when a data byte is transferred to the shift register from the transmit buffer or by a transition on SCK. SPMT $= 1$ when		
		in Master Mode.		
0	RXBMT	Receive Buffer Empty (valid in slave mode only).		
		This bit will be set to logic 1 when the receive buffer has been read and contains no		
		new information. If there is new information available in the receive buffer that has		
		not been read, this bit will return to logic 0. RXBMT = 1 when in Master Mode.		
Note:	ote: In slave mode, data on MOSI is sampled in the center of each data bit. In master mode, data on MISO is			
	See Table 24.1 for timing parameters.			



### 25.2.3. Comparator 0/SmaRTClock Capture Mode

The Capture Mode in Timer 2 allows either Comparator 0 or the SmaRTClock period to be measured against the system clock or the system clock divided by 12. Comparator 0 and the SmaRTClock period can also be compared against each other. Timer 2 Capture Mode is enabled by setting TF2CEN to 1. Timer 2 should be in 16-bit auto-reload mode when using Capture Mode.

When Capture Mode is enabled, a capture event will be generated either every Comparator 0 rising edge or every 8 SmaRTClock clock cycles, depending on the T2XCLK1 setting. When the capture event occurs, the contents of Timer 2 (TMR2H:TMR2L) are loaded into the Timer 2 reload registers (TMR2RLH:TMR2RLL) and the TF2H flag is set (triggering an interrupt if Timer 2 interrupts are enabled). By recording the difference between two successive timer capture values, the Comparator 0 or SmaRT-Clock period can be determined with respect to the Timer 2 clock. The Timer 2 clock should be much faster than the capture clock to achieve an accurate reading.

For example, if T2ML = 1b, T2XCLK1 = 0b, and TF2CEN = 1b, Timer 2 will clock every SYSCLK and capture every SmaRTClock clock divided by 8. If the SYSCLK is 24.5 MHz and the difference between two successive captures is 5984, then the SmaRTClock clock is as follows:

24.5 MHz/(5984/8) = 0.032754 MHz or 32.754 kHz.

This mode allows software to determine the exact SmaRTClock frequency in self-oscillate mode and the time between consecutive Comparator 0 rising edges, which is useful for detecting changes in the capacitance of a Touch Sense Switch.



Figure 25.6. Timer 2 Capture Mode Block Diagram



### 25.3.2. 8-Bit Timers with Auto-Reload

When T3SPLIT is set, Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in Figure 25.8. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control for TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, the external oscillator clock source divided by 8, or the SmaRTClock. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bits (T3XCLK[1:0] in TMR3CN), as follows:

T3MH	T3XCLK[1:0]	TMR3H Clock
		Source
0	00	SYSCLK / 12
0	01	SmaRTClock
0	10	Reserved
0	11	External Clock / 8
1	Х	SYSCLK

T3ML	T3XCLK[1:0]	TMR3L Clock Source
0	00	SYSCLK / 12
0	01	SmaRTClock
0	10	Reserved
0	11	External Clock / 8
1	Х	SYSCLK

The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 25.8. Timer 3 8-Bit Mode Block Diagram



### 25.3.3. SmaRTClock/External Oscillator Capture Mode

The Capture Mode in Timer 3 allows either SmaRTClock or the external oscillator period to be measured against the system clock or the system clock divided by 12. SmaRTClock and the external oscillator period can also be compared against each other.

Setting TF3CEN to 1 enables the SmaRTClock/External Oscillator Capture Mode for Timer 3. In this mode, T3SPLIT should be set to 0, as the full 16-bit timer is used.

When Capture Mode is enabled, a capture event will be generated either every SmaRTClock rising edge or every 8 external clock cycles, depending on the T3XCLK1 setting. When the capture event occurs, the contents of Timer 3 (TMR3H:TMR3L) are loaded into the Timer 3 reload registers (TMR3RLH:TMR3RLL) and the TF3H flag is set (triggering an interrupt if Timer 3 interrupts are enabled). By recording the difference between two successive timer capture values, the SmaRTClock or external clock period can be determined with respect to the Timer 3 clock. The Timer 3 clock should be much faster than the capture clock to achieve an accurate reading.

For example, if T3ML = 1b, T3XCLK1 = 0b, and TF3CEN = 1b, Timer 3 will clock every SYSCLK and capture every SmaRTClock rising edge. If SYSCLK is 24.5 MHz and the difference between two successive captures is 350 counts, then the SmaRTClock period is as follows:

350 x (1 / 24.5 MHz) = 14.2 μs.

This mode allows software to determine the exact frequency of the external oscillator in C and RC mode or the time between consecutive SmaRTClock rising edges, which is useful for determining the SmaRTClock frequency.



Figure 25.9. Timer 3 Capture Mode Block Diagram

