# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | CIP-51 8051  |
| Core Size                  | 8-Bit  |
| Speed                      | 25MHz  |
| Connectivity               | SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART                 |
| Peripherals                | Brown-out Detect/Reset, Cap Sense, POR, PWM, WDT                 |
| Number of I/O              | 17   |
| Program Memory Size        | 8KB (8K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 512 x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V  |
| Data Converters            | -  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 24-SSOP (0.154", 3.90mm Width)                                   |
| Supplier Device Package    | 24-QSOP  |
| Purchase URL               | https://www.e-xfl.com/product-detail/silicon-labs/c8051f997-c-gu |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong























\*Note: Signal only available on 'F986, 'F988, and 'F996 devices.

Figure 3.2. QFN-24 Pinout Diagram (Top View)



### SFR Definition 5.13. TOFFH: ADC0 Data Word High Byte

| Bit   | 7         | 6      | 5      | 4      | 3      | 2      | 1      | 0      |  |  |
|-------|-----------|--------|--------|--------|--------|--------|--------|--------|--|--|
| Name  | TOFF[9:2] |        |        |        |        |        |        |        |  |  |
| Туре  | R         | R      | R      | R      | R      | R      | R      | R      |  |  |
| Reset | Varies    | Varies | Varies | Varies | Varies | Varies | Varies | Varies |  |  |

SFR Page = 0xF; SFR Address = 0x8E

| Bit | Name      | Function   |  |  |  |  |  |  |
|-----|-----------|--|--|--|--|--|--|--|
| 7:0 | TOFF[9:2] | Temperature Sensor Offset High Bits.                                       |  |  |  |  |  |  |
|     |           | Most Significant Bits of the 10-bit temperature sensor offset measurement. |  |  |  |  |  |  |

#### SFR Definition 5.14. TOFFL: ADC0 Data Word Low Byte

| Bit   | 7         | 6      | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----------|--------|---|---|---|---|---|---|
| Name  | TOFF[1:0] |        |   |   |   |   |   |   |
| Туре  | R         | R      | R | R | R | R | R | R |
| Reset | Varies    | Varies | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Page = 0xF; SFR Address = 0x8D

| Bit | Name      | Function  |  |  |  |  |  |
|-----|-----------|---|--|--|--|--|--|
| 7:6 | TOFF[1:0] | Temperature Sensor Offset Low Bits.   |  |  |  |  |  |
|     |           | Least Significant Bits of the 10-bit temperature sensor offset measurement. |  |  |  |  |  |
| 5:0 | Unused    | Read = 0; Write = Don't Care.   |  |  |  |  |  |



#### 5.9. Voltage and Ground Reference Options

The voltage reference MUX is configurable to use an externally connected voltage reference, the internal voltage reference, or one of two power supply voltages (see Figure 5.10). The ground reference MUX allows the ground reference for ADC0 to be selected between the ground pin (GND) or a port pin dedicated to analog ground (P0.1/AGND).

The voltage and ground reference options are configured using the REF0CN SFR described on page 90. Electrical specifications are can be found in the Electrical Specifications Chapter.

**Important Note About the V<sub>REF</sub> and AGND Inputs:** Port pins are used as the external V<sub>REF</sub> and AGND inputs. When using an external voltage reference or the internal precision reference, P0.0/VREF should be configured as an analog input and skipped by the Digital Crossbar. When using AGND as the ground reference to ADC0, P0.1/AGND should be configured as an analog input and skipped by the Digital Crossbar. Refer to Section "21. Port Input/Output" on page 215 for complete Port I/O configuration details. The external reference voltage must be within the range  $0 \le V_{REF} \le VDD$  and the external ground reference must be at the same DC voltage potential as GND.



Figure 5.10. Voltage Reference Functional Block Diagram



### SFR Definition 8.12. CS0MD2: Capacitive Sense Mode 2

| Bit   | 7              | 6  | 5  | 5 4 3 2 1 0  |   |   |   |                                     |  |  |  |  |
|-------|----------------|--|--|--|---|---|---|-------------------------------------|--|--|--|--|
| Nam   | e CS0C         | R[1:0]   |  | CS0DT[2:0]   | I   |   | CS0IA[2:0]                                      |                                     |  |  |  |  |
| Туре  | e R/           | W  | R/W R/W  |  |   |   |   |                                     |  |  |  |  |
| Rese  | et 0           | 1  | 0  | 0 0 0 0 0 0  |   |   |   |                                     |  |  |  |  |
| SFR F | Page = 0x0; SF | R Address :  | .ddress = 0xF3   |  |   |   |   |                                     |  |  |  |  |
| Bit   | Name           |  | Description  |  |   |   |   |                                     |  |  |  |  |
| 7:6   | CS0CR[1:0]     | CS0 Cor<br>These bi<br>ifications<br>00: Conv<br>01: Conv<br>10: Conv<br>11: Conv  | <b>CS0 Conversion Rate.</b><br>These bits control the conversion rate of the CS0 module. See the electrical specifications table for specific timing.<br>00: Conversions last 12 internal CS0 clocks and are 12 bits in length.<br>01: Conversions last 13 internal CS0 clocks and are 13 bits in length.<br>10: Conversions last 14 internal CS0 clocks and are 14 bits in length.  |  |   |   |   |                                     |  |  |  |  |
| 5:3   | CS0DT[2:0]     | CS0 Dis<br>These bi<br>the defau<br>informati<br>000: Disc<br>001: Disc<br>010: Disc<br>011: Disc<br>100: Disc<br>101: Disc<br>111: Disc         | 1: Conversions last 16 internal CS0 clocks.and are 16 bits in length.<br><b>S0 Discharge Time.</b><br>These bits adjust the primary CS0 reset time. For most touch-sensitive switches,<br>he default (fastest) value is sufficient. See the discussion in Section 8.13 for more<br>nformation.<br>000: Discharge time is 0.75 μs (recommended for most switches)<br>001: Discharge time is 1.0 μs<br>010: Discharge time is 1.2 μs<br>011: Discharge time is 1.5 μs<br>100: Discharge time is 2 μs<br>101: Discharge time is 3 μs<br>102: Discharge time is 6 μs |  |   |   |   |                                     |  |  |  |  |
| 2:0   | CS0IA[2:0]     | CS0 Out<br>These bi<br>itive sens<br>rent is su<br>000: Full<br>001: 1/8<br>010: 1/4<br>011: 3/8<br>100: 1/2<br>101: 5/8<br>110: 3/4<br>111: 7/8 | put Current<br>ts allow the us<br>or element.<br>ufficient. See<br>Current<br>Current<br>Current<br>Current<br>Current<br>Current<br>Current<br>Current<br>Current   | t Adjustmer<br>user to adjus<br>For most to<br>the discuss | it.<br>t the output o<br>uch-sensitive<br>ion in Sectio | current used<br>e switches, tl<br>n 8.13 for mo | to charge up<br>ne default (hi<br>ore informati | ) the capac-<br>ighest) cur-<br>on. |  |  |  |  |



With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

| Clocks to Execute      | 1  | 2  | 2/3 | 3  | 3/4 | 4 | 4/5 | 5 | 8 |
|------------------------|----|----|-----|----|-----|---|-----|---|---|
| Number of Instructions | 26 | 50 | 5   | 14 | 7   | 3 | 1   | 2 | 1 |

#### 9.2. Programming and Debugging Support

In-system programming of the Flash program memory and communication with on-chip debug support logic is accomplished via the Silicon Labs 2-Wire Development Interface (C2).

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debugging is completely non-intrusive, requiring no RAM, Stack, timers, or other on-chip resources. C2 details can be found in Section "27. C2 Interface" on page 319.

The CIP-51 is supported by development tools from Silicon Labs and third party vendors. Silicon Labs provides an integrated development environment (IDE) including editor, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via the C2 interface to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.

#### 9.3. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51<sup>™</sup> instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51<sup>™</sup> counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

#### 9.3.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 9.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.



#### 10.1. Program Memory

The CIP-51 core has a 64 kB program memory space. The C8051F99x-C8051F98x devices implement 8 kB (C8051F980/1/6/7, C8051F990/1/6/7), 4 kB (C8051F982/3/8/9), or 2 kB (C8051F985) of this program memory space as in-system, re-programmable Flash memory, organized in a contiguous block from addresses 0x0000 to 0x1FFF (8 kB devices), 0x0FFF (4 kB devices), or 0x07FF (2 kB devices). The last byte of this contiguous block of addresses serves as the security lock byte for the device. Any addresses above the lock byte are reserved.



Figure 10.2. Flash Program Memory Map

#### **10.1.1. MOVX Instruction and Program Memory**

The MOVX instruction in an 8051 device is typically used to access external data memory. On the C8051F99x-C8051F98x devices, the MOVX instruction is normally used to read and write on-chip XRAM, but can be re-configured to write and erase on-chip Flash memory space. MOVC instructions are always used to read Flash memory, while MOVX write instructions are used to erase and write Flash. This Flash access feature provides a mechanism for the C8051F99x-C8051F98x to update program code and use the program memory space for non-volatile data storage. Refer to Section "14. Flash Memory" on page 150 for further details.

#### 10.2. Data Memory

The C8051F99x-C8051F98x device family include 512 bytes of RAM data memory. 256 bytes of this memory is mapped into the internal RAM space of the 8051. The remainder of this memory is on-chip "external" memory. The data memory map is shown in Figure 10.1 for reference.

#### 10.2.1. Internal RAM

There are 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR



### 13.6. External Interrupts INT0 and INT1

The INTO and INT1 external interrupt sources are configurable as active high or low, edge or level sensitive. The INOPL (INT0 Polarity) and IN1PL (INT1 Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (Section "25.1. Timer 0 and Timer 1" on page 280) select level or edge sensitive. The table below lists the possible configurations.

| IT0 | IN0PL | INT0 Interrupt               |  |  |  |  |
|-----|-------|------------------------------|--|--|--|--|
| 1   | 0     | Active low, edge sensitive   |  |  |  |  |
| 1   | 1     | Active high, edge sensitive  |  |  |  |  |
| 0   | 0     | Active low, level sensitive  |  |  |  |  |
| 0   | 1     | Active high, level sensitive |  |  |  |  |

| IT1 | IN1PL | INT1 Interrupt               |
|-----|-------|------------------------------|
| 1   | 0     | Active low, edge sensitive   |
| 1   | 1     | Active high, edge sensitive  |
| 0   | 0     | Active low, level sensitive  |
| 0   | 1     | Active high, level sensitive |

INT0 and INT1 are assigned to Port pins as defined in the IT01CF register (see SFR Definition 13.7). Note that INT0 and INT0 Port pin assignments are independent of any Crossbar assignments. INT0 and INT1 will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to INT0 and/or INT1, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register PnSKIP (see Section "21.3. Priority Crossbar Decoder" on page 219 for complete details on configuring the Crossbar).

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the INT0 and INT1 external interrupts, respectively. If an INT0 or INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (IN0PL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.



## SFR Definition 13.7. IT01CF: INT0/INT1 Configuration

| Bit   | 7     | 6   | 5          | 4 | 3     | 2          | 1   | 0 |
|-------|-------|-----|------------|---|-------|------------|-----|---|
| Name  | IN1PL |     | IN1SL[2:0] |   | IN0PL | IN0SL[2:0] |     |   |
| Туре  | R/W   | R/W |            |   | R/W   |            | R/W |   |
| Reset | 0     | 0   | 0          | 0 | 0     | 0          | 0   | 1 |

#### SFR Page = 0x0; SFR Address = 0xE4

| Bit | Name       | Function  |
|-----|------------|---|
| 7   | IN1PL      | INT1 Polarity.<br>0: INT1 input is active low.<br>1: INT1 input is active high.   |
| 6:4 | IN1SL[2:0] | INT1 Port Pin Selection Bits.<br>These bits select which Port pin is assigned to INT1. Note that this pin assignment is<br>independent of the Crossbar; INT1 will monitor the assigned Port pin without disturb-<br>ing the peripheral that has been assigned the Port pin via the Crossbar. The Crossbar<br>will not assign the Port pin to a peripheral if it is configured to skip the selected pin.<br>000: Select P0.0<br>001: Select P0.1<br>010: Select P0.2<br>011: Select P0.3<br>100: Select P0.4<br>101: Select P0.5<br>110: Select P0.6<br>111: Select P0.7 |
| 3   | IN0PL      | INTO Polarity.<br>0: INTO input is active low.<br>1: INTO input is active high.   |
| 2:0 | INOSL[2:0] | INTO Port Pin Selection Bits.<br>These bits select which Port pin is assigned to INTO. Note that this pin assignment is<br>independent of the Crossbar; INTO will monitor the assigned Port pin without disturb-<br>ing the peripheral that has been assigned the Port pin via the Crossbar. The Crossbar<br>will not assign the Port pin to a peripheral if it is configured to skip the selected pin.<br>000: Select P0.0<br>001: Select P0.1<br>010: Select P0.2<br>011: Select P0.3<br>100: Select P0.4<br>101: Select P0.5<br>110: Select P0.7                     |



#### 16.5. CRC0 Bit Reverse Feature

CRC0 includes hardware to reverse the bit order of each bit in a byte as shown in Figure 16.2. Each byte of data written to CRC0FLIP is read back bit reversed. For example, if 0xC0 is written to CRC0FLIP, the data read back is 0x03. Bit reversal is a useful mathematical function used in algorithms such as the FFT.



Figure 16.2. Bit Reverse Register

#### SFR Definition 16.6. CRC0FLIP: CRC0 Bit Flip

| Bit   | 7             | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |
|-------|---------------|---|---|---|---|---|---|---|--|--|--|
| Name  | CRC0FLIP[7:0] |   |   |   |   |   |   |   |  |  |  |
| Туре  | R/W           |   |   |   |   |   |   |   |  |  |  |
| Reset | 0             | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |

#### SFR Page = All; SFR Address = 0x9C

| Bit | Name          | Function  |
|-----|---------------|---|
| 7:0 | CRC0FLIP[7:0] | CRC0 Bit Flip.  |
|     |               | Any byte written to CRC0FLIP is read back in a bit-reversed order, i.e. the written LSB becomes the MSB. For example:<br>If 0xC0 is written to CRC0FLIP, the data read back will be 0x03.<br>If 0x05 is written to CRC0FLIP, the data read back will be 0xA0. |



## Internal Register Definition 20.4. RTC0CN: SmaRTClock Control

| Bit               | 7          | 6  | 6 5 4 3 2 1 0  |  |                                  |                           |                                  |                |  |  |
|-------------------|------------|--|--|--|----------------------------------|---------------------------|----------------------------------|----------------|--|--|
| Name              | RTCOEN     | MCLKEN   | OSCFAIL  | RTC0TR                                     | RTC0AEN                          | ALRM                      | RTC0SET                          | RTC0CAP        |  |  |
| Туре              | R/W        | R/W  | R/W  | R/W  | R/W                              | R/W                       | R/W                              | R/W            |  |  |
| Reset             | t 0        | 0  | Varies   | 0  | 0                                | 0                         | 0                                | 0              |  |  |
| SmaR <sup>-</sup> | TClock Add | ress = $0x04$  |  |  |                                  |                           |                                  | <u>.</u>       |  |  |
| Bit               | Name       |  |  |  | Function                         |                           |                                  |                |  |  |
| 7                 | RTC0EN     | SmaRTClock   | naRTClock Enable.  |  |                                  |                           |                                  |                |  |  |
|                   |            | Enables/disable<br>0: SmaRTClock<br>1: SmaRTClock      | nables/disables the SmaRTClock oscillator and associated bias currents.<br>SmaRTClock oscillator disabled.<br>SmaRTClock oscillator enabled. |  |                                  |                           |                                  |                |  |  |
| 6                 | MCLKEN     | Missing SmaR   | TClock Dete  | ctor Enable.                               |                                  |                           |                                  |                |  |  |
|                   |            | Enables/disable<br>0: Missing Sma<br>1: Missing Sma    | es the missing<br>RTClock dete<br>RTClock dete   | SmaRTCloc<br>ctor disabled<br>ctor enabled | k detector.                      |                           |                                  |                |  |  |
| 5                 | OSCFAIL    | SmaRTClock   | Oscillator Fai   | I Event Flag                               | •                                |                           |                                  |                |  |  |
|                   |            | Set by hardwar<br>software. The v<br>oscillator is dis | e when a mis<br>alue of this bi<br>abled.  | sing SmaRT(<br>t is not define             | Clock detector<br>ed when the Sr | timeout occu<br>maRTClock | rs. Must be cle                  | ered by        |  |  |
| 4                 | RTC0TR     | SmaRTClock   | Timer Run Co   | ontrol.                                    |                                  |                           |                                  |                |  |  |
|                   |            | Controls if the 3<br>0: SmaRTCloc<br>1: SmaRTCloc      | SmaRTClock t<br>k timer is stop<br>k timer is runn   | timer is runni<br>ped.<br>ing.             | ng or stopped                    | (holds currer             | it value).                       |                |  |  |
| 3                 | RTC0AEN    | SmaRTClock   | Alarm Enable   |  |                                  |                           |                                  |                |  |  |
|                   |            | Enables/disable<br>0: SmaRTClock<br>1: SmaRTClock      | es the SmaRT<br>k alarm disabl<br>k alarm enable   | Clock alarm<br>ed.<br>ed.                  | function. Also                   | clears the Al             | .RM flag.                        |                |  |  |
| 2                 | ALRM       | SmaRTClock   | Alarm Event  | Read:                                      |                                  | Wri                       | te:                              |                |  |  |
|                   |            | Flag and Auto<br>Reads return the                      | Reset Enable<br>ne state of the  | e. 0: Smal<br>flag is d                    | RTClock alarm<br>e-asserted.     | event 0: [<br>1: [        | Disable Auto R<br>Enable Auto Re | eset.<br>eset. |  |  |
|                   |            | alarm event fla  | g.<br>diaabla tha  | 1: Smal<br>flag is a                       | RTClock alarm                    | event                     |                                  |                |  |  |
|                   |            | Auto Reset fun   | ction.   | nug io u                                   |                                  |                           |                                  |                |  |  |
| 1                 | RTC0SET    | SmaRTClock   | Timer Set.   |  |                                  |                           |                                  |                |  |  |
|                   |            | Writing 1 initiate cate that the tir                   | es a SmaRTC<br>ner set operat  | lock timer set<br>ion is comple            | operation. Th                    | is bit is cleare          | ed to 0 by hard                  | ware to indi-  |  |  |
| 0                 | RTC0CAP    | SmaRTClock   | Timer Captur   | е.   |                                  |                           |                                  |                |  |  |
|                   |            | Writing 1 initiate                                     | es a SmaRTC<br>e timer capture   | lock timer cap<br>e operation is           | oture operatior<br>complete.     | n. This bit is c          | leared to 0 by                   | hardware to    |  |  |
| Note:             | The ALRM f | lag will remain a                                      | sserted for a r  | maximum of o                               | one SmaRTCl                      | ock cycle. Se             | e Section "Pov                   | ver            |  |  |
|                   | Managemen  | it" on page 162 f                                      | or information   | on how to ca                               | apture a SmaR                    | Clock Alarr               | n event using                    | a tlag which   |  |  |
|                   |            | allouny bloureu  |  |  |                                  |                           |                                  |                |  |  |



#### 25.1. Timer 0 and Timer 1

Each timer is implemented as a 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register ("Interrupt Register Descriptions" on page 141); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register ("Interrupt Register Descriptions" on page 141). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1–T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently. Each operating mode is described below.

#### 25.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4–TL0.0. The three upper bits of TL0 (TL0.7–TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "21.3. Priority Crossbar Decoder" on page 219 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see SFR Definition 25.1).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal INT0 is active as defined by bit IN0PL in register IT01CF (see SFR Definition 13.7). Setting GATE0 to 1 allows the timer to be controlled by the external input signal INT0 (see Section "13.5. Interrupt Register Descriptions" on page 141), facilitating pulse width measurements

| TR0             | GATE0                | INT0 | Counter/Timer |  |  |  |  |  |
|-----------------|----------------------|------|---------------|--|--|--|--|--|
| 0               | Х                    | Х    | Disabled      |  |  |  |  |  |
| 1               | 0                    | Х    | Enabled       |  |  |  |  |  |
| 1               | 1                    | 0    | Disabled      |  |  |  |  |  |
| 1               | 1                    | 1    | Enabled       |  |  |  |  |  |
| Note: X = Don't | Note: X = Don't Care |      |               |  |  |  |  |  |

Table 25.1. Timer 0 Running Modes

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal INT1 is used with Timer 1; the INT1 polarity is defined by bit IN1PL in register IT01CF (see SFR Definition 13.7).



#### 25.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.



Figure 25.3. T0 Mode 3 Block Diagram



### SFR Definition 25.6. TH0: Timer 0 High Byte

| Bit   | 7              | 6           | 5             | 4 | 3 | 2 | 1 | 0 |  |  |
|-------|----------------|-------------|---------------|---|---|---|---|---|--|--|
| Nam   | me TH0[7:0]    |             |               |   |   |   |   |   |  |  |
| Туре  | ype R/W        |             |               |   |   |   |   |   |  |  |
| Rese  | et 0           | 0           | 0 0 0 0 0 0 0 |   |   |   |   |   |  |  |
| SFR F | Page = 0x0; SI | R Address = | = 0x8C        |   |   |   |   |   |  |  |
| Bit   | Name           |             | Function      |   |   |   |   |   |  |  |
| 7:0   | TH0[7:0]       | Timer 0 Hig | jh Byte.      |   |   |   |   |   |  |  |

| The TH0 register is the hig | h byte of the 16-bit Timer 0. |
|-----------------------------|-------------------------------|
|-----------------------------|-------------------------------|

### SFR Definition 25.7. TH1: Timer 1 High Byte

| Bit   | 7              | 6  | 5                  | 4 | 3        | 2 | 1 | 0 |
|---|----------------|--|--------------------|---|----------|---|---|---|
| Nam   | me TH1[7:0]    |  |                    |   |          |   |   |   |
| Туре  | R/W            |  |                    |   |          |   |   |   |
| Reset 0 <td>0</td> <td>0</td> |                |  |                    |   |          | 0 | 0 |   |
| SFR F   | Page = 0x0; SI | FR Address =   | = 0x8D             |   |          |   |   |   |
| Bit   | Name           |  |                    |   | Function |   |   |   |
| 7:0   | TH1[7:0]       | Timer 1 Hig  | Гimer 1 High Byte. |   |          |   |   |   |
|   |                | The TH1 register is the high byte of the 16-bit Timer 1. |                    |   |          |   |   |   |



## SFR Definition 25.14. TMR3RLL: Timer 3 Reload Register Low Byte

| Bit         | 7             | 6           | 5      | 4     | 3        | 2 | 1 | 0 |
|-------------|---------------|-------------|--------|-------|----------|---|---|---|
| Name        |               |             |        | TMR3F | RLL[7:0] |   |   |   |
| Туре        |               |             |        | R/    | W        |   |   |   |
| Reset       | 0             | 0           | 0      | 0     | 0        | 0 | 0 | 0 |
| SFR Pa      | age = 0x0; SF | R Address = | = 0x92 |       |          |   |   |   |
| <b>D</b> '' |               |             |        |       |          |   |   |   |

| Bit | Name         | Function  |
|-----|--------------|---|
| 7:0 | TMR3RLL[7:0] | Timer 3 Reload Register Low Byte.                           |
|     |              | TMR3RLL holds the low byte of the reload value for Timer 3. |

### SFR Definition 25.15. TMR3RLH: Timer 3 Reload Register High Byte

| Bit   | 7                     | 7 6 5 4 3 2 1 0 |                                    |                |              |               |      |   |  |  |
|-------|-----------------------|-----------------|------------------------------------|----------------|--------------|---------------|------|---|--|--|
| Nam   | ame TMR3RLH[7:0]      |                 |                                    |                |              |               |      |   |  |  |
| Тур   | R/W                   |                 |                                    |                |              |               |      |   |  |  |
| Rese  | Reset 0 0 0 0 0 0 0 0 |                 |                                    |                |              |               |      | 0 |  |  |
| SFR F | Page = 0x0; SF        | R Address :     | = 0x93                             |                |              |               |      |   |  |  |
| Bit   | Name                  |                 |                                    |                | Function     |               |      |   |  |  |
| 7:0   | TMR3RLH[7:0           | ] Timer 3 F     | limer 3 Reload Register High Byte. |                |              |               |      |   |  |  |
|       |                       | TMR3RL          | H holds the I                      | high byte of t | he reload va | alue for Time | r 3. |   |  |  |



298

### SFR Definition 25.16. TMR3L: Timer 3 Low Byte

| Bit   | 7 | 6          | 5 | 4  | 3 | 2 | 1 | 0 |  |
|-------|---|------------|---|----|---|---|---|---|--|
| Name  |   | TMR3L[7:0] |   |    |   |   |   |   |  |
| Туре  |   |            |   | R/ | W |   |   |   |  |
| Reset | 0 | 0          | 0 | 0  | 0 | 0 | 0 | 0 |  |

SFR Page = 0x0; SFR Address = 0x94

| Bit | Name       | Function  |
|-----|------------|---|
| 7:0 | TMR3L[7:0] | Timer 3 Low Byte.   |
|     |            | In 16-bit mode, the TMR3L register contains the low byte of the 16-bit Timer 3. In 8-bit mode, TMR3L contains the 8-bit low byte timer value. |

#### SFR Definition 25.17. TMR3H Timer 3 High Byte

| Bit   | 7 | 6          | 5 | 4  | 3 | 2 | 1 | 0 |  |
|-------|---|------------|---|----|---|---|---|---|--|
| Name  |   | TMR3H[7:0] |   |    |   |   |   |   |  |
| Туре  |   |            |   | R/ | W |   |   |   |  |
| Reset | 0 | 0          | 0 | 0  | 0 | 0 | 0 | 0 |  |

SFR Page = 0x0; SFR Address = 0x95

| Bit | Name       | Function  |
|-----|------------|---|
| 7:0 | TMR3H[7:0] | Timer 3 High Byte.  |
|     |            | In 16-bit mode, the TMR3H register contains the high byte of the 16-bit Timer 3. In 8-bit mode, TMR3H contains the 8-bit high byte timer value. |



#### 26.3. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: edge-triggered capture, software timer, high-speed output, frequency output, 8 to 11-bit pulse width modulator, or 16-bit pulse width modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation. Table 26.2 summarizes the bit settings in the PCA0CPMn and PCA0PWM registers used to select the PCA capture/compare module's operating mode. Note that all modules set to use 8, 9, 10, or 11-bit PWM mode must use the same cycle length (8–11 bits). Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt.

| Operational Mode                            |   |   |   | PCA0CPMn |   |   |   |   |   | PCA0PWM |   |     |     |
|---|---|---|---|----------|---|---|---|---|---|---------|---|-----|-----|
| Bit Number                                  | 7 | 6 | 5 | 4        | 3 | 2 | 1 | 0 | 7 | 6       | 5 | 4–2 | 1–0 |
| Capture triggered by positive edge on CEXn  | Х | Х | 1 | 0        | 0 | 0 | 0 | А | 0 | Х       | В | XXX | XX  |
| Capture triggered by negative edge on CEXn  | Х | Х | 0 | 1        | 0 | 0 | 0 | А | 0 | Х       | В | XXX | XX  |
| Capture triggered by any transition on CEXn | Х | Х | 1 | 1        | 0 | 0 | 0 | А | 0 | Х       | В | XXX | XX  |
| Software Timer                              |   |   |   | 0        | 1 | 0 | 0 | А | 0 | Х       | В | XXX | XX  |
| High Speed Output                           |   |   | 0 | 0        | 1 | 1 | 0 | А | 0 | Х       | В | XXX | XX  |
| Frequency Output                            |   |   |   | 0        | 0 | 1 | 1 | А | 0 | Х       | В | XXX | XX  |
| 8-Bit Pulse Width Modulator (Note 7)        |   |   | 0 | 0        | Е | 0 | 1 | А | 0 | Х       | В | XXX | 00  |
| 9-Bit Pulse Width Modulator (Note 7)        |   |   | 0 | 0        | Е | 0 | 1 | А | D | Х       | В | XXX | 01  |
| 10-Bit Pulse Width Modulator (Note 7)       |   |   | 0 | 0        | Е | 0 | 1 | А | D | Х       | В | XXX | 10  |
| 11-Bit Pulse Width Modulator (Note 7)       |   |   | 0 | 0        | Е | 0 | 1 | А | D | Х       | В | XXX | 11  |
| 16-Bit Pulse Width Modulator                | 1 | С | 0 | 0        | Е | 0 | 1 | А | 0 | Х       | В | XXX | XX  |
| Notes:                                      |   |   |   |          |   |   |   |   |   |         |   |     |     |

#### Table 26.2. PCA0CPM and PCA0PWM Bit Settings for PCA Capture/Compare Modules

**1.** X = Don't Care (no functional difference for individual module if 1 or 0).

2. A = Enable interrupts for this module (PCA interrupt triggered on CCFn set to 1).

3. B = Enable 8th, 9th, 10th or 11th bit overflow interrupt (Depends on setting of CLSEL[1:0]).

4. C = When set to 0, the digital comparator is off. For high speed and frequency output modes, the associated pin will not toggle. In any of the PWM modes, this generates a 0% duty cycle (output = 0).

5. D = Selects whether the Capture/Compare register (0) or the Auto-Reload register (1) for the associated channel is accessed via addresses PCA0CPHn and PCA0CPLn.

6. E = When set, a match event will cause the CCFn flag for the associated channel to be set.

7. All modules set to 8, 9, 10 or 11-bit PWM mode use the same cycle length setting.



#### 26.3.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1. An interrupt request is generated if the CCFn interrupt for that module is enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. If both CAPPn and CAPNn bits are set to logic 1, then the state of the Port pin associated with CEXn can be read directly to determine whether a rising-edge or falling-edge caused the capture.



Figure 26.4. PCA Capture Mode Diagram

Note: The CEXn input signal must remain high or low for at least 2 system clock cycles to be recognized by the hardware.



### C2 Register Definition 27.4. FPCTL: C2 Flash Programming Control

| Bit   | 7          | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|-------|------------|---|---|---|---|---|---|---|--|
| Name  | FPCTL[7:0] |   |   |   |   |   |   |   |  |
| Туре  | R/W        |   |   |   |   |   |   |   |  |
| Reset | 0          | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

C2 Address: 0x02

| Bit | Name       | Function  |
|-----|------------|---|
| 7:0 | FPCTL[7:0] | Flash Programming Control Register.   |
|     |            | This register is used to enable Flash programming via the C2 interface. To enable C2 Flash programming, the following codes must be written in order: 0x02, 0x01. Note that once C2 Flash programming is enabled, a system reset must be issued to resume normal operation. |

### C2 Register Definition 27.5. FPDAT: C2 Flash Programming Data

| Bit   | 7          | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|-------|------------|---|---|---|---|---|---|---|--|
| Name  | FPDAT[7:0] |   |   |   |   |   |   |   |  |
| Туре  | R/W        |   |   |   |   |   |   |   |  |
| Reset | 0          | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

C2 Address: 0xB4

| Bit | Name       | Function                                |  |  |  |  |  |  |  |  |
|-----|------------|---|--|--|--|--|--|--|--|--|
| 7:0 | FPDAT[7:0] | C2 Flash Programming Data Register.     |  |  |  |  |  |  |  |  |
|     |            | This register is use accesses. Valid co | This register is used to pass Flash commands, addresses, and data during C2 Flash accesses. Valid commands are listed below. |  |  |  |  |  |  |  |
|     |            | Code Command                            |  |  |  |  |  |  |  |  |
|     |            | 0x06                                    | Flash Block Read   |  |  |  |  |  |  |  |
|     |            | 0x07 Flash Block Write                  |  |  |  |  |  |  |  |  |
|     |            | 0x08 Flash Page Erase                   |  |  |  |  |  |  |  |  |
|     |            | 0x03 Device Erase                       |  |  |  |  |  |  |  |  |

