

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	CapSense, DMA, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-BSSOP (0.295", 7.50mm Width)
Supplier Device Package	48-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c3444pva-100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



It also contains a separate, very low-power internal low-speed oscillator (ILO) for the sleep and watchdog timers. A 32.768-kHz external watch crystal is also supported for use in real-time clock (RTC) applications. The clocks, together with programmable clock dividers, provide the flexibility to integrate most timing requirements.

The CY8C34 family supports a wide supply operating range from 1.71 V to 5.5 V. This allows operation from regulated supplies such as 1.8 V  $\pm$  5%, 2.5 V  $\pm$ 10%, 3.3 V  $\pm$  10%, or 5.0 V  $\pm$  10%, or directly from a wide range of battery types.

PSoC supports a wide range of low-power modes. These include a 200-nA hibernate mode with RAM retention and a 1- $\mu$ A sleep mode with RTC. In the second mode, the optional 32.768-kHz watch crystal runs continuously and maintains an accurate RTC.

Power to all major functional blocks, including the programmable digital and analog peripherals, can be controlled independently by firmware. This allows low-power background processing when some peripherals are not in use. This, in turn, provides a total device current of only 1.2 mA when the CPU is running at 6 MHz, or 0.8 mA running at 3 MHz.

The details of the PSoC power modes are covered in the "Power System" section on page 29 of this data sheet.


PSoC uses JTAG (4-wire) or SWD (2-wire) interfaces for programming, debug, and test. The 1-wire SWV may also be used for 'printf' style debugging. By combining SWD and SWV, you can implement a full debugging interface with just three pins. Using these standard interfaces you can debug or program the PSoC with a variety of hardware solutions from Cypress or third party vendors. PSoC supports on-chip break points and 4-KB instruction and data race memory for debug. Details of the programming, test, and debugging interfaces are discussed in the "Programming, Debug Interfaces, Resources" section on page 60 of this data sheet.

## 2. Pinouts

Each VDDIO pin powers a specific set of I/O pins. (The USBIOs are powered from VDDD.) Using the VDDIO pins, a single PSoC can support multiple voltage levels, reducing the need for off-chip level shifters. The black lines drawn on the pinout diagrams in Figure 2-3 through Figure 2-4 show the pins that are powered by each VDDIO.


Each VDDIO may source up to 100 mA <sup>[7]</sup> total to its associated I/O pins, as shown in Figure 2-1.

### Figure 2-1. VDDIO Current Limit



Conversely, for the 100-pin and 68-pin devices, the set of I/O pins associated with any VDDIO may sink up to 100 mA  $^{[7]}$  total, as shown in Figure 2-2.

#### Figure 2-2. I/O Pins Current Limit



For the 48-pin devices, the set of I/O pins associated with VDDIO0 plus VDDIO2 may sink up to 100 mA<sup>[7]</sup> total. The set of I/O pins associated with VDDIO1 plus VDDIO3 may sink up to a total of 100 mA.

Note

The 100 mA source/ sink current per Vddio is valid only for temperature range of -40 °C to +85 °C. For extended temperature range of -40 °C to +125 °C, the maximum source or sink current per Vddio is 40 mA.



### Figure 2-4. 100-pin TQFP Part Pinout





Figure 2-5 and Figure 2-6 show an example schematic and an example PCB layout, for the 100-pin TQFP part, for optimal analog performance on a two-layer board.

- The two pins labeled VDDD must be connected together.
- The two pins labeled VCCD must be connected together, with capacitance added, as shown in Figure 2-5 and Power System on page 29. The trace between the two VCCD pins should be as short as possible.
- The two pins labeled Vssd must be connected together.

For information on circuit board layout issues for mixed signals, refer to the application note, AN57821 - Mixed Signal Circuit Board Layout Considerations for PSoC® 3 and PSoC 5.





### Figure 2-6. Example PCB Layout for 100-pin TQFP Part for Optimal Analog Performance

## 3. Pin Descriptions

### IDAC0, IDAC2

Low resistance output pin for high current DACs (IDAC).

### Opamp0OUT, Opamp2OUT

High current output of uncommitted opamp<sup>[10]</sup>.

#### Extref0, Extref1

External reference input to the analog system.

#### Opamp0-, Opamp2-

Inverting input to uncommitted opamp.

### Opamp0+, Opamp2+

Noninverting input to uncommitted opamp.

### GPIO

General purpose I/O pin provides interfaces to the CPU, digital peripherals, analog peripherals, interrupts, LCD segment drive, and CapSense<sup>[10]</sup>.

### I2C0: SCL, I2C1: SCL

 $I^2C$  SCL line providing wake from sleep on an address match. Any I/O pin can be used for  $I^2C$  SCL if wake from sleep is not required.

#### I2C0: SDA, I2C1: SDA

 $I^2C$  SDA line providing wake from sleep on an address match. Any I/O pin can be used for  $I^2C$  SDA if wake from sleep is not required.

#### kHz XTAL: Xo, kHz XTAL: Xi

32.768-kHz crystal oscillator pin.

### MHz XTAL: Xo, MHz XTAL: Xi

4- to 25-MHz crystal oscillator pin.

## nTRST

Optional JTAG test reset programming and debug port connection to reset the JTAG connection.

### SIO

Special I/O provides interfaces to the CPU, digital peripherals and interrupts with a programmable high threshold voltage, analog comparator, high sink current, and high impedance state when the device is unpowered.

#### SWDCK

Serial wire debug clock programming and debug port connection.

### SWDIO

Serial wire debug input and output programming and debug port connection.

### SWV

Single wire viewer debug output.

## тск

JTAG test clock programming and debug port connection.

### TDI

JTAG test data in programming and debug port connection.

### TDO

JTAG test data out programming and debug port connection.

#### TMS

JTAG test mode select programming and debug port connection.

#### Note

10. GPIOs with opamp outputs are not recommended for use with CapSense.



### 4.3.1.2 Logical Instructions

The logical instructions perform Boolean operations such as AND, OR, XOR on bytes, rotate of accumulator contents, and swap of nibbles in an accumulator. The Boolean operations on the bytes are performed on the bit-by-bit basis. Table 4-2 shows the list of logical instructions and their description.

### Table 4-2. Logical Instructions

	Mnemonic	Description	Bytes	Cycles
ANL	A,Rn	AND register to accumulator	1	1
ANL	A,Direct	AND direct byte to accumulator	2	2
ANL	A,@Ri	AND indirect RAM to accumulator	1	2
ANL	A,#data	AND immediate data to accumulator	2	2
ANL	Direct, A	AND accumulator to direct byte	2	3
ANL	Direct, #data	AND immediate data to direct byte	3	3
ORL	A,Rn	OR register to accumulator	1	1
ORL	A,Direct	OR direct byte to accumulator	2	2
ORL	A,@Ri	OR indirect RAM to accumulator	1	2
ORL	A,#data	OR immediate data to accumulator	2	2
ORL	Direct, A	OR accumulator to direct byte	2	3
ORL	Direct, #data	OR immediate data to direct byte	3	3
XRL	A,Rn	XOR register to accumulator	1	1
XRL	A,Direct	XOR direct byte to accumulator	2	2
XRL	A,@Ri	XOR indirect RAM to accumulator	1	2
XRL	A,#data	XOR immediate data to accumulator	2	2
XRL	Direct, A	XOR accumulator to direct byte	2	3
XRL	Direct, #data	XOR immediate data to direct byte	3	3
CLR	А	Clear accumulator	1	1
CPL	А	Complement accumulator	1	1
RL	А	Rotate accumulator left	1	1
RLC	А	Rotate accumulator left through carry	1	1
RR	А	Rotate accumulator right	1	1
RRC	А	Rotate accumulator right though carry	1	1
SWA	PΑ	Swap nibbles within accumulator	1	1

#### 4.3.1.3 Data Transfer Instructions

The data transfer instructions are of three types: the core RAM, xdata RAM, and the lookup tables. The core RAM transfer includes transfer between any two core RAM locations or SFRs. These instructions can use direct, indirect, register, and immediate addressing. The xdata RAM transfer includes only the transfer between the accumulator and the xdata RAM location. It can use only indirect addressing. The lookup tables involve nothing but the read of program memory using the Indexed

addressing mode. Table 4-3 lists the various data transfer instructions available.

#### 4.3.1.4 Boolean Instructions

The 8051 core has a separate bit-addressable memory location. It has 128 bits of bit addressable RAM and a set of SFRs that are bit addressable. The instruction set includes the whole menu of bit operations such as move, set, clear, toggle, OR, and AND instructions and the conditional jump instructions. Table 4-4 lists the available Boolean instructions.



#### 5.7.4 XData Space Access SFRs

The 8051 core features dual DPTR registers for faster data transfer operations. The data pointer select SFR, DPS, selects which data pointer register, DPTR0 or DPTR1, is used for the following instructions:

- MOVX @DPTR, A
- MOVX A, @DPTR
- MOVC A, @A+DPTR
- JMP @A+DPTR
- INC DPTR
- MOV DPTR, #data16

The extended data pointer SFRs, DPX0, DPX1, MXAX, and P2AX, hold the most significant parts of memory addresses during access to the xdata space. These SFRs are used only with the MOVX instructions.

During a MOVX instruction using the DPTR0/DPTR1 register, the most significant byte of the address is always equal to the contents of DPX0/DPX1.

During a MOVX instruction using the R0 or R1 register, the most significant byte of the address is always equal to the contents of MXAX, and the next most significant byte is always equal to the contents of P2AX.

#### 5.7.5 I/O Port SFRs

The I/O ports provide digital input sensing, output drive, pin interrupts, connectivity for analog inputs and outputs, LCD, and access to peripherals through the DSI. Full information on I/O ports is found in I/O System and Routing on page 33.

I/O ports are linked to the CPU through the PHUB and are also available in the SFRs. Using the SFRs allows faster access to a limited set of I/O port registers, while using the PHUB allows boot configuration and access to all I/O port registers.

Each SFR supported I/O port provides three SFRs:

- SFRPRTxDR sets the output data state of the port (where × is port number and includes ports 0–6, 12 and 15).
- The SFRPRTxSEL selects whether the PHUB PRTxDR register or the SFRPRTxDR controls each pin's output buffer within the port. If a SFRPRTxSEL[y] bit is high, the corresponding SFRPRTxDR[y] bit sets the output state for that pin. If a SFRPRTxSEL[y] bit is low, the corresponding PRTxDR[y] bit sets the output state of the pin (where y varies from 0 to 7).
- The SFRPRTxPS is a read only register that contains pin state values of the port pins.

#### 5.7.5.1 xdata Space

The 8051 xdata space is 24-bit, or 16 MB in size. The majority of this space is not 'external'—it is used by on-chip components. See Table 5-5. External, that is, off-chip, memory can be accessed using the EMIF. See External Memory Interface on page 23.

#### Table 5-5. XDATA Data Address Map

Address Range	Purpose
0×00 0000 – 0×00 1FFF	SRAM
0×00 4000 – 0×00 42FF	Clocking, PLLs, and oscillators
0×00 4300 – 0×00 43FF	Power management
0×00 4400 – 0×00 44FF	Interrupt controller
0×00 4500 – 0×00 45FF	Ports interrupt control
0×00 4700 – 0×00 47FF	Flash programming interface
0×00 4800 - 0×00 48FF	Cache controller
0×00 4900 – 0×00 49FF	I <sup>2</sup> C controller
0×00 4E00 – 0×00 4EFF	Decimator
0×00 4F00 – 0×00 4FFF	Fixed timer/counter/PWMs
0×00 5000 – 0×00 51FF	I/O ports control
0×00 5400 – 0×00 54FF	EMIF control registers
0×00 5800 – 0×00 5FFF	Analog subsystem interface
0×00 6000 – 0×00 60FF	USB controller
0×00 6400 – 0×00 6FFF	UDB Working Registers
0×00 7000 – 0×00 7FFF	PHUB configuration
0×00 8000 – 0×00 8FFF	EEPROM
0×00 A000 – 0×00 A400	CAN
0×00 C000 – 0×00 C800	Reserved
0×01 0000 – 0×01 FFFF	Digital Interconnect configuration
0×05 0220 – 0×05 02F0	Debug controller
0×08 0000 – 0×08 1FFF	Flash ECC bytes
0×80 0000 – 0×FF FFFF	External memory interface




### 6.1.2 External Oscillators

### 6.1.2.1 MHz External Crystal Oscillator

The MHzECO provides high frequency, high precision clocking using an external crystal (see Figure 6-2). It supports a wide variety of crystal types, in the range of 4 to 25 MHz. When used in conjunction with the PLL, it can generate other clocks up to the device's maximum frequency (see PLL). The GPIO pins connecting to the external crystal and capacitors are fixed. MHzECO accuracy depends on the crystal chosen.

#### Figure 6-2. MHzECO Block Diagram




### 6.1.2.2 32.768-kHz ECO

The 32.768-kHz external crystal oscillator (32kHzECO) provides precision timing with minimal power consumption using an external 32.768-kHz watch crystal (see Figure 6-3). The 32kHzECO also connects directly to the sleep timer and provides the source for the RTC. The RTC uses a 1-second interrupt to implement the RTC functionality in firmware.

The oscillator works in two distinct power modes. This allows users to trade off power consumption with noise immunity from neighboring circuits. The GPIO pins connected to the external crystal and capacitors are fixed.

### Figure 6-3. 32kHzECO Block Diagram



It is recommended that the external 32.768-kHz watch crystal have a load capacitance (CL) of 6 pF or 12.5 pF. Check the crystal manufacturer's datasheet. The two external capacitors, CL1 and CL2, are typically of the same value, and their total capacitance, CL1CL2 / (CL1 + CL2), including pin and trace

capacitance, should equal the crystal CL value. For more information, refer to application note AN54439: PSoC 3 and PSoC 5 External Oscillators. See also pin capacitance specifications in the "GPIO" section on page 74.

#### 6.1.2.3 Digital System Interconnect

The DSI provides routing for clocks taken from external clock oscillators connected to I/O. The oscillators can also be generated within the device in the digital system and UDBs.

While the primary DSI clock input provides access to all clocking resources, up to eight other DSI clocks (internally or externally generated) may be routed directly to the eight digital clock dividers. This is only possible if there are multiple precision clock sources.

#### 6.1.3 Clock Distribution

All seven clock sources are inputs to the central clock distribution system. The distribution system is designed to create multiple high precision clocks. These clocks are customized for the design's requirements and eliminate the common problems found with limited resolution prescalers attached to peripherals. The clock distribution system generates several types of clock trees.

- The master clock is used to select and supply the fastest clock in the system for general clock requirements and clock synchronization of the PSoC device.
- Bus clock 16-bit divider uses the master clock to generate the bus clock used for data transfers. Bus clock is the source clock for the CPU clock divider.
- Eight fully programmable 16-bit clock dividers generate digital system clocks for general use in the digital system, as configured by the design's requirements. Digital system clocks can generate custom clocks derived from any of the seven clock sources for any purpose. Examples include baud rate generators, accurate PWM periods, and timer clocks, and many others. If more than eight digital clock dividers are required, the UDBs and fixed function timer/counter/PWMs can also generate clocks.
- Four 16-bit clock dividers generate clocks for the analog system components that require clocking, such as ADC and mixers. The analog clock dividers include skew control to ensure that critical analog events do not occur simultaneously with digital switching events. This is done to reduce analog system noise.

Each clock divider consists of an 8-input multiplexer, a 16-bit clock divider (divide by 2 and higher) that generates ~50 percent duty cycle clocks, master clock resynchronization logic, and deglitch logic. The outputs from each digital clock tree can be routed into the digital system interconnect and then brought back into the clock system as an input, allowing clock chaining of up to 32 bits.


#### 6.1.4 USB Clock Domain

The USB clock domain is unique in that it operates largely asynchronously from the main clock network. The USB logic contains a synchronous bus interface to the chip, while running on an asynchronous clock to process USB data. The USB logic requires a 48 MHz frequency. This frequency can be generated from different sources, including DSI clock at 48 MHz or doubled value of 24 MHz from internal oscillator, DSI signal, or crystal oscillator.



### 6.4.1 Drive Modes

Each GPIO and SIO pin is individually configurable into one of the eight drive modes listed in Table 6-5. Three configuration bits are used for each pin (DM[2:0]) and set in the PRTxDM[2:0] registers. Figure 6-10 depicts a simplified pin view based on each of the eight drive modes. Table 6-5 shows the I/O pin's drive state based on the port data register value or digital array signal if bypass mode is selected. Note that the actual I/O pin voltage is determined by a combination of the selected drive mode and the load at the pin. For example, if a GPIO pin is configured for resistive pull-up mode and driven high while the pin is floating, the voltage measured at the pin is a high logic state. If the same GPIO pin is externally tied to ground then the voltage unmeasured at the pin is a low logic state.



#### Table 6-5. Drive Modes

Diagram	Drive Mode	PRTxDM2	PRTxDM1	PRTxDM0	PRTxDR = 1	PRTxDR = 0
0	High impedance analog	0	0	0	High Z	High Z
1	High Impedance digital	0	0	1	High Z	High Z
2	Resistive pull-up <sup>[13]</sup>	0	1	0	Res High (5K)	Strong Low
3	Resistive pull-down <sup>[13]</sup>	0	1	1	Strong High	Res Low (5K)
4	Open drain, drives low	1	0	0	High Z	Strong Low
5	Open drain, drive high	1	0	1	Strong High	High Z
6	Strong drive	1	1	0	Strong High	Strong Low
7	Resistive pull-up and pull-down <sup>[13]</sup>	1	1	1	Res High (5K)	Res Low (5K)



### 6.4.5 Pin Interrupts

All GPIO and SIO pins are able to generate interrupts to the system. All eight pins in each port interface to their own Port Interrupt Control Unit (PICU) and associated interrupt vector. Each pin of the port is independently configurable to detect rising edge, falling edge, both edge interrupts, or to not generate an interrupt.

Depending on the configured mode for each pin, each time an interrupt event occurs on a pin, its corresponding status bit of the interrupt status register is set to '1' and an interrupt request is sent to the interrupt controller. Each PICU has its own interrupt vector in the interrupt controller and the pin status register providing easy determination of the interrupt source down to the pin level.

Port pin interrupts remain active in all sleep modes allowing the PSoC device to wake from an externally generated interrupt. While level sensitive interrupts are not directly supported; UDB provide this functionality to the system when needed.

#### 6.4.6 Input Buffer Mode

GPIO and SIO input buffers can be configured at the port level for the default CMOS input thresholds or the optional LVTTL input thresholds. All input buffers incorporate Schmitt triggers for input hysteresis. Additionally, individual pin input buffers can be disabled in any drive mode.

#### 6.4.7 I/O Power Supplies

Up to four I/O pin power supplies are provided depending on the device and package. Each I/O supply must be less than or equal to the voltage on the chip's analog (VDDA) pin. This feature allows users to provide different I/O voltage levels for different pins on the device. Refer to the specific device package pinout to determine VDDIO capability for a given port and pin. The SIO port pins support an additional regulated high output capability, as described in Adjustable Output Level.

#### 6.4.8 Analog Connections

These connections apply only to GPIO pins. All GPIO pins may be used as analog inputs or outputs. The analog voltage present on the pin must not exceed the VDDIO supply voltage to which the GPIO belongs. Each GPIO may connect to one of the analog global busses or to one of the analog mux buses to connect any pin to any internal analog resource such as ADC or comparators. In addition, select pins provide direct connections to specific analog features such as the high current DACs or uncommitted opamps.

#### 6.4.9 CapSense

This section applies only to GPIO pins. All GPIO pins may be used to create CapSense buttons and sliders<sup>[14]</sup>. See the "CapSense" section on page 58 for more information.

#### 6.4.10 LCD Segment Drive

This section applies only to GPIO pins. All GPIO pins may be used to generate Segment and Common drive signals for direct glass drive of LCD glass. See the "LCD Direct Drive" section on page 57 for details.

#### 6.4.11 Adjustable Output Level

This section applies only to SIO pins. SIO port pins support the ability to provide a regulated high output level for interface to external signals that are lower in voltage than the SIO's respective VDDIO. SIO pins are individually configurable to output either the standard VDDIO level or the regulated output, which is based on an internally generated reference. Typically a voltage DAC (VDAC) is used to generate the reference (see Figure 6-11). The "DAC" section on page 59 has more details on VDAC use and reference routing to the SIO pins. Resistive pullup and pull-down drive modes are not available with SIO in regulated output mode.

#### 6.4.12 Adjustable Input Level

This section applies only to SIO pins. SIO pins by default support the standard CMOS and LVTTL input levels but also support a differential mode with programmable levels. SIO pins are grouped into pairs. Each pair shares a reference generator block which, is used to set the digital input buffer reference level for interface to external signals that differ in voltage from VDDIO. The reference sets the pins voltage threshold for a high logic level (see Figure 6-11). Available input thresholds are:

- 0.5 × VDDIO
- 0.4 × VDDIO
- $\blacksquare 0.5 \times V_{REF}$
- V<sub>REF</sub>

Typically a voltage DAC (VDAC) generates the V<sub>REF</sub> reference. "DAC" section on page 59 has more details on VDAC use and reference routing to the SIO pins.

<sup>14.</sup> GPIOs with opamp outputs are not recommended for use with CapSense.



### 7.1.3 Example System Function Components

The following is a sample of the system function components available in PSoC Creator for the CY8C34 family. The exact amount of hardware resources (UDBs, SC/CT blocks, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- CapSense
- LCD drive
- LCD control

7.1.4 Designing with PSoC Creator

### 7.1.4.1 More Than a Typical IDE

A successful design tool allows for the rapid development and deployment of both simple and complex designs. It reduces or eliminates any learning curve. It makes the integration of a new design into the production stream straightforward.

#### PSoC Creator is that design tool.

PSoC Creator is a full featured Integrated Development Environment (IDE) for hardware and software design. It is optimized specifically for PSoC devices and combines a modern, powerful software development platform with a sophisticated graphical design tool. This unique combination of tools makes PSoC Creator the most flexible embedded design platform available.

Graphical design entry simplifies the task of configuring a particular part. You can select the required functionality from an extensive catalog of components and place it in your design. All components are parameterized and have an editor dialog that allows you to tailor functionality to your needs.

PSoC Creator automatically configures clocks and routes the I/O to the selected pins and then generates APIs to give the application complete control over the hardware. Changing the PSoC device configuration is as simple as adding a new component, setting its parameters, and rebuilding the project.

At any stage of development you are free to change the hardware configuration and even the target processor. To retarget your application (hardware and software) to new devices, even from 8- to 32-bit families, just select the new device and rebuild.

You also have the ability to change the C compiler and evaluate an alternative. Components are designed for portability and are validated against all devices, from all families, and against all supported tool chains. Switching compilers is as easy as editing the from the project options and rebuilding the application with no errors from the generated APIs or boot code.

### 7.1.4.2 Component Catalog

The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device. It is populated with an impressive selection of content; from simple primitives such as logic gates and device registers, through the digital timers, counters and PWMs, plus analog components such as ADC, and DACs, and communication protocols, such as I<sup>2</sup>C, USB, and CAN. See **Example Peripherals** on page 40 for more details about available peripherals. All content is fully characterized and carefully documented in data sheets with code examples, AC/DC specifications, and user code ready APIs.

#### 7.1.4.3 Design Reuse

The symbol editor gives you the ability to develop reusable components that can significantly reduce future design time. Just draw a symbol and associate that symbol with your proven design. PSoC Creator allows for the placement of the new symbol anywhere in the component catalog along with the content provided by Cypress. You can then reuse your content as many times as you want, and in any number of projects, without ever having to revisit the details of the implementation.

#### 7.1.4.4 Software Development

Anchoring the tool is a modern, highly customizable user interface. It includes project management and integrated editors for C and assembler source code, as well the design entry tools.

Project build control leverages compiler technology from top commercial vendors such as ARM<sup>®</sup> Limited, Keil<sup>™</sup>, and CodeSourcery (GNU). Free versions of Keil C51 and GNU C Compiler (GCC) for ARM, with no restrictions on code size or end product distribution, are included with the tool distribution. Upgrading to more optimizing compilers is a snap with support for the professional Keil C51 product and ARM RealView<sup>™</sup> compiler.

#### 7.1.4.5 Nonintrusive Debugging


With JTAG (4-wire) and SWD (2-wire) debug connectivity available on all devices, the PSoC Creator debugger offers full control over the target device with minimum intrusion. Breakpoints and code execution commands are all readily available from toolbar buttons and an impressive lineup of windows—register, locals, watch, call stack, memory and peripherals—make for an unparalleled level of visibility into the system.

PSoC Creator contains all the tools necessary to complete a design, and then to maintain and extend that design for years to come. All steps of the design flow are carefully integrated and optimized for ease-of-use and to maximize productivity.



## 7.5 CAN

The CAN peripheral is a fully functional controller area network (CAN) supporting communication baud rates up to 1 Mbps. The CAN controller implements the CAN2.0A and CAN2.0B specifications as defined in the Bosch specification and conforms to the ISO-11898-1 standard. The CAN protocol was originally designed for automotive applications with a focus on a high level of fault detection. This ensures high communication reliability at a low cost. Because of its success in automotive applications, CAN is used as a standard communication protocol for motion oriented machine control networks (CANOpen) and factory automation applications (DeviceNet). The CAN controller features allow the efficient implementation of higher level protocols without affecting the performance of the microcontroller CPU. Full configuration support is provided in PSoC Creator.



#### Figure 7-14. CAN Bus System Implementation

#### 7.5.1 CAN Features

- CAN2.0A/B protocol implementation ISO 11898 compliant
   Standard and extended frames with up to 8 bytes of data per frame
  - Message filter capabilities
  - □ Remote Transmission Request (RTR) support
  - Programmable bit rate up to 1 Mbps
- Listen Only mode
- SW readable error counter and indicator
- Sleep mode: Wake the device from sleep with activity on the Rx pin
- Supports two or three wire interface to external transceiver (Tx, Rx, and Enable). The three-wire interface is compatible with the Philips PHY; the PHY is not included on-chip. The three wires can be routed to any I/O
- Enhanced interrupt controller
   CAN receive and transmit buffers status
  - CAN controller error status including BusOff

- Receive path
  - □ 16 receive buffers each with its own message filter
  - Enhanced hardware message filter implementation that covers the ID, IDE, and RTR
  - DeviceNet addressing support
  - Multiple receive buffers linkable to build a larger receive message array
  - Automatic transmission request (RTR) response handler
  - Lost received message notification
- Transmit path
  - Eight transmit buffers
  - Programmable transmit priority
  - Round robin
  - Fixed priority
  - Message transmissions abort capability

#### 7.5.2 Software Tools Support

- CAN Controller configuration integrated into PSoC Creator:
- CAN Configuration walkthrough with bit timing analyzer
- Receive filter setup




## 8.9 DAC

The CY8C34 parts contain up to two Digital to Analog Convertors (DACs). Each DAC is 8-bit and can be configured for either voltage or current output. The DACs support CapSense, power supply regulation, and waveform generation. Each DAC has the following features:

- Adjustable voltage or current output in 255 steps
- Programmable step size (range selection)
- Eight bits of calibration to correct ± 25 percent of gain error
- Source and sink option for current output

- High and low speed / power modes
- 8 Msps conversion rate for current output
- 1 Msps conversion rate for voltage output
- Monotonic in nature
- Data and strobe inputs can be provided by the CPU or DMA, or routed directly from the DSI
- Dedicated low-resistance output pin for high-current mode



## Figure 8-11. DAC Block Diagram

#### 8.9.1 Current DAC

The current DAC (IDAC) can be configured for the ranges 0 to 31.875  $\mu$ A, 0 to 255  $\mu$ A, and 0 to 2.04 mA. The IDAC can be configured to source or sink current.

#### 8.9.2 Voltage DAC


For the voltage DAC (VDAC), the current DAC output is routed through resistors. The two ranges available for the VDAC are 0 to 1.02 V and 0 to 4.08 V. In voltage mode any load connected to the output of a DAC should be purely capacitive (the output of the VDAC is not buffered).

### 8.10 Up/Down Mixer

In continuous time mode, the SC/CT block components are used to build an up or down mixer. Any mixing application contains an input signal frequency and a local oscillator frequency. The polarity of the clock, Fclk, switches the amplifier between inverting or noninverting gain. The output is the product of the input and the switching function from the local oscillator, with frequency components at the local oscillator plus and minus the signal frequency (Fclk + Fin and Fclk – Fin) and reduced-level frequency components at odd integer multiples of the local oscillator frequency. The local oscillator frequency is provided by the selected clock source for the mixer.

Continuous time up and down mixing works for applications with input signals and local oscillator frequencies up to 1 MHz.

#### Figure 8-12. Mixer Configuration



### 8.11 Sample and Hold

The main application for a sample and hold, is to hold a value stable while an ADC is performing a conversion. Some applications require multiple signals to be sampled simultaneously, such as for power calculations (V and I).



## **11.2 Device Level Specifications**

Specifications are valid for -40°C  $\leq$  Ta  $\leq$  125°C and Tj  $\leq$  150°C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.2.1 Device Level Specifications

### Table 11-2. DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
V <sub>DDA</sub>	Analog supply voltage and input to analog core regulator	Analog core regulator enabled	1.8	-	5.5	V
V <sub>DDA</sub>	Analog supply voltage, analog regulator bypassed	Analog core regulator disabled	1.71	1.8	1.89	V
V <sub>DDD</sub>	Digital supply voltage relative to V <sub>SSD</sub>	Digital core regulator enabled	1.8	-	V <sub>DDA</sub> <sup>[21]</sup>	V
V <sub>DDD</sub>	Digital supply voltage, digital regulator bypassed	Digital core regulator disabled	1.71	1.8	1.89	V
V <sub>DDIO</sub> <sup>[22]</sup>	I/O supply voltage relative to V <sub>SSIO</sub>		1.71	-	V <sub>DDA</sub> <sup>[21]</sup>	V
V <sub>CCA</sub>	Direct analog core voltage input (Analog regulator bypass)	Analog core regulator disabled	1.71	1.8	1.89	V
V <sub>CCD</sub>	Direct digital core voltage input (Digital regulator bypass)	Digital core regulator disabled	1.71	1.8	1.89	V



### Table 11-2. DC Specifications (continued)

Parameter	Description	Conditions	Min	Тур	Max	Units
Idd <sup>[23, 24]</sup>	Active Mode, VDD = 1.71 V - 5	5 V				
	Execute from CPU instruction buffer, see Flash Program Memory on page 21					
	CPU at 3 MHz	T = -40 °C	-	1.3	-	mA
		T = 25 °C	-	1.6	-	mA
		T = 85 °C	-	4.8	-	mA
		T = 125 °C	-	4.9	-	mA
	CPU at 6 MHz	T = -40 °C	-	2.1	-	mA
		T = 25 °C	-	2.3	-	mA
		T = 85 °C	-	5.6	-	mA
		T = 125 °C	-	5.8	-	mA
	CPU at 12 MHz	T = -40 °C	-	3.5	-	mA
		T = 25 °C	-	3.8	-	mA
		T = 85 °C	-	7.1	-	mA
		T = 125 °C	-	9.0	-	mA
	CPU at 24 MHz	T = -40 °C	-	6.3	-	mA
		T = 25 °C	-	6.6	-	mA
		T = 85 °C	-	10	-	mA
		T = 125 °C	-	15.8	-	mA
	CPU at 48 MHz	T = -40 °C	-	11.5	-	mA
		T = 25 °C	-	12	-	mA
		T = 85 °C	-	15.5	-	mA
		T = 125 °C	-	21.7	-	mA
	CPU at 62 MHz	T = -40 °C	-	16	-	mA
		T = 25 °C	_	16	-	mA
		T = 85 °C	-	19.5	-	mA
		T = 125 °C	_	27.8	-	mA

Notes

23. The current consumption of additional peripherals that are implemented only in programmed logic blocks can be found in their respective data sheets, available in PSoC Creator, the integrated design environment. To compute total current, find CPU current at frequency of interest and add peripheral currents for your particular system from the device data sheet and component data sheets.
 24. Total current for all power domains: digital (I<sub>DDD</sub>), analog (I<sub>DDA</sub>), and I/Os (I<sub>DDIO0, 1, 2, 3</sub>). All I/Os floating.



## Table 11-2. DC Specifications (continued)

Parameter	Description	Conditions		Min	Тур	Мах	Units
	Sleep Mode <sup>[25]</sup>						_
		V <sub>DD</sub> = V <sub>DDIO</sub> = 4.5 V–5.5 V	T = -40 °C	-	1.1	-	μA
	CPU OFF		T = 25 °C	-	1.1	-	μA
	RTC = ON (= ECO32K ON, in low power mode)		T = 85 °C	_	15	-	μA
	Sleep timer = ON (= ILO ON at		T = 125 °C	-	20.3	-	μA
	1 kHz) <sup>[26]</sup> WDT = OFF	V <sub>DD</sub> = V <sub>DDIO</sub> = 2.7 V–3.6 V	T = -40 °C	-	1	-	μA
	$I^2C$ Wake = OFF		T = 25 °C	_	1	_	μA
	Comparator = OFF		T = 85 °C	_	12	_	μA
	POR = ON SIO Pins in single ended input,		T = 125 °C	_	18.5	_	μA
	unregulated output mode	V <sub>CC</sub> = V <sub>DDIO</sub> = 1.71 V–1.95 V	T = 25 °C	_	2.2	_	μA
		1.71 V–1.95 V	T = 125 °C	_	16.2	_	μA
	Comparator = ON CPU = OFF RTC = OFF Sleep timer = OFF WDT = OFF $I^2C$ Wake = OFF POR = ON SIO Pins in single ended input, unregulated output mode	V <sub>DD</sub> = V <sub>DDIO</sub> = 2.7 V–3.6 V		_	2.2	_	μA
	I <sup>2</sup> C Wake = ON CPU = OFF RTC = OFF Sleep timer = OFF WDT = OFF Comparator = OFF POR = ON SIO Pins in single ended input, unregulated output mode	V <sub>DD</sub> = V <sub>DDIO</sub> = 2.7 V–3.6 V	T = 25 °C	_	2.2	_	μΑ

Notes

If Vccd and Vcca are externally regulated, the voltage difference between Vccd and Vcca must be less than 50 mV.
 Sleep timer generates periodic interrupts to wake up the CPU. This specification applies only to those times that the CPU is off.










Figure 11-28. IDAC INL vs Input Code, Range = 255 µA, Sink Mode


















## 11.6.2 Counter

### Table 11-39. Counter DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	16-bit counter, at listed input clock frequency	-	_	_	μA
	3 MHz		_	15	-	μA
	12 MHz		-	60	-	μA
	50 MHz		-	260	_	μA

## Table 11-40. Counter AC Specifications

Operating frequency			Тур	Max	Units
Operating inequelicy	-40°C $\leq$ Ta $\leq$ 85°C and Tj $\leq$ 100°C	DC	-	50 <sup>[46]</sup>	MHz
	-40°C $\leq$ Ta $\leq$ 125°C and Tj $\leq$ 150°C	DC	-	50	MHz
Capture pulse	-40°C $\leq$ Ta $\leq$ 85°C and Tj $\leq$ 100°C	15	-	-	ns
	-40°C $\leq$ Ta $\leq$ 125°C and Tj $\leq$ 150°C	21	-	-	ns
Resolution	-40°C $\leq$ Ta $\leq$ 85°C and Tj $\leq$ 100°C	15	-	-	ns
	-40°C $\leq$ Ta $\leq$ 125°C and Tj $\leq$ 150°C	21	-	-	ns
Pulse width	-40°C $\leq$ Ta $\leq$ 85°C and Tj $\leq$ 100°C	15	-	-	ns
	-40°C $\leq$ Ta $\leq$ 125°C and Tj $\leq$ 150°C	21	-	-	ns
Pulse width (external)	-40°C $\leq$ Ta $\leq$ 85°C and Tj $\leq$ 100°C	30	-	-	ns
	-40°C $\leq$ Ta $\leq$ 125°C and Tj $\leq$ 150°C	42	-	-	ns
Enable pulse width	-40°C $\leq$ Ta $\leq$ 85°C and Tj $\leq$ 100°C	15	-	-	ns
	-40°C $\leq$ Ta $\leq$ 125°C and Tj $\leq$ 150°C	21	-	-	ns
Enable pulse width (external)	-40°C $\leq$ Ta $\leq$ 85°C and Tj $\leq$ 100°C	30	-	-	ns
	-40°C $\leq$ Ta $\leq$ 125°C and Tj $\leq$ 150°C	42	-	-	ns
Reset pulse width	-40°C $\leq$ Ta $\leq$ 85°C and Tj $\leq$ 100°C	15	-	-	ns
	-40°C $\leq$ Ta $\leq$ 125°C and Tj $\leq$ 150°C	21	-	-	ns
Reset pulse width (external)	-40°C $\leq$ Ta $\leq$ 85°C and Tj $\leq$ 100°C	30	-	-	ns
	-40°C $\leq$ Ta $\leq$ 125°C and Tj $\leq$ 150°C	42	-	-	ns
	Resolution Pulse width Pulse width (external) Enable pulse width Enable pulse width (external) Reset pulse width	Capture pulse $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 100^{\circ}C$ $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Resolution $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 100^{\circ}C$ $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Pulse width $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Enable pulse width $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Enable pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Enable pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Enable pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$	Capture pulse $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 100^{\circ}C$ 15 $40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Resolution $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 100^{\circ}C$ 15 $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Pulse width $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 42Enable pulse width $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21 $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Enable pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21 $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Enable pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 42Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 15 $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 2121Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21	Capture pulse $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 100^{\circ}C$ 15- $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21-Resolution $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 100^{\circ}C$ 15- $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 100^{\circ}C$ 21-Pulse width $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 100^{\circ}C$ 15- $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 100^{\circ}C$ 15-Pulse width $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21-Pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 30- $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 42-Enable pulse width $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 100^{\circ}C$ 30- $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21-Enable pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21- $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 42-Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 42- $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 15- $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21-Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21- $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21 $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 30 $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21 $-4$	Capture pulse $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 100^{\circ}C$ 15- $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Resolution $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 100^{\circ}C$ 15 $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Pulse width $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 42Enable pulse width $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21 $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Enable pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21 $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Enable pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21 $-40^{\circ}C \le Ta \le 125^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 42Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21 $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21Reset pulse width (external) $-40^{\circ}C \le Ta \le 85^{\circ}C \text{ and } Tj \le 150^{\circ}C$ 21 $-40^{\circ}C \le Ta$

46. Applicable at -40°C to 85°C; 50 MHz at -40°C to 125°C.



## 11.8 PSoC System Resources

Specifications are valid for -40°C  $\leq$  Ta  $\leq$  125°C and Tj  $\leq$  150°C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

### 11.8.1 POR with Brown Out

For brown out detect in regulated mode, Vddd and Vdda must be  $\geq$  2.0 V. Brown out detect is available in externally regulated mode. Table 11-61. Precise Power On Reset (PRES) with Brown Out DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
PRESR	Rising trip voltage	Factory trim	1.64	-	1.68	V
PRESF	Falling trip voltage		1.62	-	1.66	V

### Table 11-62. Precise Power On Reset (PRES) with Brown Out AC Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
PRES_TR	Response time		-	-	0.5	μs
	V <sub>DDD</sub> /V <sub>DDA</sub> droop rate	Sleep mode	-	5	-	V/sec

## 11.8.2 Voltage Monitors

### Table 11-63. Voltage Monitors DC Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
LVI	Trip voltage					
	LVI_A/D_SEL[3:0] = 0000b		1.68	1.73	1.77	V
	LVI_A/D_SEL[3:0] = 0001b		1.89	1.95	2.01	V
	LVI_A/D_SEL[3:0] = 0010b		2.14	2.20	2.27	V
	LVI_A/D_SEL[3:0] = 0011b		2.38	2.45	2.53	V
	LVI_A/D_SEL[3:0] = 0100b		2.79	V		
	LVI_A/D_SEL[3:0] = 0101b		2.87	2.95	3.04	V
	LVI_A/D_SEL[3:0] = 0110b		3.11	3.21	3.31	V
	LVI_A/D_SEL[3:0] = 0111b		3.35	3.46	3.56	V
	LVI_A/D_SEL[3:0] = 1000b		3.59	3.70	3.81	V
	LVI_A/D_SEL[3:0] = 1001b		3.84	3.95	4.07	V
	LVI_A/D_SEL[3:0] = 1010b		4.08	4.20	4.33	V
	LVI_A/D_SEL[3:0] = 1011b		4.32	4.45	4.59	V
	LVI_A/D_SEL[3:0] = 1100b		4.56	4.70	4.84	V
	LVI_A/D_SEL[3:0] = 1101b		4.83	4.98	5.13	V
	LVI_A/D_SEL[3:0] = 1110b		5.05	5.21	5.37	V
	LVI_A/D_SEL[3:0] = 1111b		5.30	5.47	5.63	V
HVI	Trip voltage		5.57	5.75	5.92	V

#### Table 11-64. Voltage Monitors AC Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
	Response time <sup>[57]</sup>		-	-	1	μs



### 11.9.2 Internal Low Speed Oscillator


### Table 11-71. ILO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating current <sup>[61]</sup>	F <sub>OUT</sub> = 1 kHz	-	-	1.7	μA
I <sub>CC</sub>		F <sub>OUT</sub> = 33 kHz	-	-	2.6	μA
		F <sub>OUT</sub> = 100 kHz	-	-	2.6	μA
	Leakage current <sup>[61]</sup>	-40°C $\leq$ Ta $\leq$ 85°C and Tj $\leq$ 100°C	-	2.0	15	nA
		Power down mode				
	Leakage current <sup>[61]</sup>	-40°C $\leq$ Ta $\leq$ 125°C and Tj $\leq$ 150°C	-	-	200	nA
		Power down mode				

## Table 11-72. ILO AC Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
	Startup time	Turbo mode	-	-	2	ms
Filo	ILO frequencies (trimmed)	-40°C $\leq$ Ta $\leq$ 85°C and Tj $\leq$ 100°C				
	100 kHz		45	100	200	kHz
	1 kHz		0.5	1	2	kHz
	ILO frequencies (untrimmed)	-40°C $\leq$ Ta $\leq$ 85°C and Tj $\leq$ 100°C				
	100 kHz		30	100	300	kHz
	1 kHz		0.3	1	3.5	kHz
Filo	ILO frequencies (trimmed)	-40°C $\leq$ Ta $\leq$ 125°C and Tj $\leq$ 150°C				
	100 kHz		45	-	450	kHz
	1 kHz		0.5	-	5	kHz
	ILO frequencies (untrimmed)	-40°C $\leq$ Ta $\leq$ 125°C and Tj $\leq$ 150°C				
	100 kHz		150	-	500	kHz
	1 kHz		0.3	-	6.5	kHz

### Figure 11-65. ILO Frequency Variation vs. V<sub>DD</sub>



Note 61. This value is calculated, not measured.

62. Based on device characterization (Not production tested).



Description

Table 14-1. Acronyms Used in this Document (continued)

Acronym

Acronym	Description
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise low-voltage reset
PRS	pseudo random sequence
PS	port read data register
PSoC <sup>®</sup>	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I <sup>2</sup> C serial clock
SDA	I <sup>2</sup> C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion

## Table 14-1. Acronyms Used in this Document (continued)

#### SOF start of frame SPI Serial Peripheral Interface, a communications protocol SR slew rate SRAM static random access memory SRES software reset SWD serial wire debug, a test protocol SWV single-wire viewer TD transaction descriptor, see also DMA THD total harmonic distortion TIA transimpedance amplifier TRM technical reference manual TTL transistor-transistor logic ΤХ transmit UART Universal Asynchronous Transmitter Receiver, a communications protocol UDB universal digital block USB Universal Serial Bus USBIO USB input/output, PSoC pins used to connect to a USB port VDAC voltage DAC, see also DAC, IDAC WDT watchdog timer WOL write once latch, see also NVL WRES watchdog timer reset XRFS external reset I/O pin **XTAL** crystal

# **15. Reference Documents**

PSoC® 3, PSoC® 5 Architecture TRM PSoC® 3 Registers TRM