

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	EBI/EMI, I ² C, LINbus, SPI, UART/USART, USB
Peripherals	CapSense, DMA, LCD, POR, PWM, WDT
Number of I/O	62
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c3446axe-099

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



It also contains a separate, very low-power internal low-speed oscillator (ILO) for the sleep and watchdog timers. A 32.768-kHz external watch crystal is also supported for use in real-time clock (RTC) applications. The clocks, together with programmable clock dividers, provide the flexibility to integrate most timing requirements.

The CY8C34 family supports a wide supply operating range from 1.71 V to 5.5 V. This allows operation from regulated supplies such as 1.8 V \pm 5%, 2.5 V \pm 10%, 3.3 V \pm 10%, or 5.0 V \pm 10%, or directly from a wide range of battery types.

PSoC supports a wide range of low-power modes. These include a 200-nA hibernate mode with RAM retention and a 1- μ A sleep mode with RTC. In the second mode, the optional 32.768-kHz watch crystal runs continuously and maintains an accurate RTC.

Power to all major functional blocks, including the programmable digital and analog peripherals, can be controlled independently by firmware. This allows low-power background processing when some peripherals are not in use. This, in turn, provides a total device current of only 1.2 mA when the CPU is running at 6 MHz, or 0.8 mA running at 3 MHz.

The details of the PSoC power modes are covered in the "Power System" section on page 29 of this data sheet.

PSoC uses JTAG (4-wire) or SWD (2-wire) interfaces for programming, debug, and test. The 1-wire SWV may also be used for 'printf' style debugging. By combining SWD and SWV, you can implement a full debugging interface with just three pins. Using these standard interfaces you can debug or program the PSoC with a variety of hardware solutions from Cypress or third party vendors. PSoC supports on-chip break points and 4-KB instruction and data race memory for debug. Details of the programming, test, and debugging interfaces are discussed in the "Programming, Debug Interfaces, Resources" section on page 60 of this data sheet.

2. Pinouts

Each VDDIO pin powers a specific set of I/O pins. (The USBIOs are powered from VDDD.) Using the VDDIO pins, a single PSoC can support multiple voltage levels, reducing the need for off-chip level shifters. The black lines drawn on the pinout diagrams in Figure 2-3 through Figure 2-4 show the pins that are powered by each VDDIO.

Each VDDIO may source up to 100 mA ^[7] total to its associated I/O pins, as shown in Figure 2-1.

Figure 2-1. VDDIO Current Limit



Conversely, for the 100-pin and 68-pin devices, the set of I/O pins associated with any VDDIO may sink up to 100 mA $^{[7]}$ total, as shown in Figure 2-2.

Figure 2-2. I/O Pins Current Limit



For the 48-pin devices, the set of I/O pins associated with VDDIO0 plus VDDIO2 may sink up to 100 mA^[7] total. The set of I/O pins associated with VDDIO1 plus VDDIO3 may sink up to a total of 100 mA.

Note

The 100 mA source/ sink current per Vddio is valid only for temperature range of -40 °C to +85 °C. For extended temperature range of -40 °C to +125 °C, the maximum source or sink current per Vddio is 40 mA.



		/		1
(SIO) P12[2] 🗖	•1		48	VDDA
(SIO) P12[3] 🗖	2		47	■ VSSA
(Opamp2OUT, GPIO) P0[0] 🗖	3	Lines show	46	VCCA
(Opamp0OUT, GPIO) P0[1] 🗖	4		45	P15[3] (GPIO, KHZ XTAL: XI)
(Opamp0+, GPIO) P0[2] 🗖	5	association	44	P15[2] (GPIO, KHZ XTAL: XO)
(Opamp0-/Extref0, GPIO) P0[3] 🗖	6	dooolation	43	P12[1] (SIO, I2C1: SDA)
VDDIO0	7-		42	P12[0] (SIO, I2C1: SCL)
(Opamp2+, GPIO) P0[4] 🗖	8		-41	VDDIO3
(Opamp2-, GPIO) P0[5]	9		40	P15[1] (GPIO, MHZ XTAL: XI)
(IDAC0, GPIO) P0[6] 🗖	10		39	P15[0] (GPIO, MHZ XTAL: XO)
(IDAC2, GPIO) P0[7] 🗖	11	l	38	
VCCD 🗖	12	SSOP	37	VSSD
VSSD 🗖	13	0001	 36	VDDD [8]
VDDD 🗖	14		35	P15[7] (USBIO, D-, SWDCK)
(GPIO) P2[3] 🗖	15	I	l ₃₄	P15[6] (USBIO, D+, SWDIO)
(GPIO) P2[4] 🗖	16		33	P1[7] (GPIO)
VDDIO2 🗖	17-		32	P1[6] (GPIO)
(GPIO) P2[5] 🗖	18		-31	VDDIO1
(GPIO) P2[6] 🗖	19		30	P1[5] (GPIO, nTRST)
(GPIO) P2[7] 🗖	20	I	29	P1[4] (GPIO, TDI)
VSSD 🗖	21		28	P1[3] (GPIO, TDO, SWV)
NC 🗖	22		27	P1[2] (GPIO, Configurable XRES)
VSSD 🗖	23		26	P1[1] (GPIO, TCK, SWDCK)
VSSD 🗖	24		25	P1[0] (GPIO, TMS, SWDIO)

Figure 2-3. 48-pin SSOP Part Pinout





Figure 2-6. Example PCB Layout for 100-pin TQFP Part for Optimal Analog Performance

3. Pin Descriptions

IDAC0, IDAC2

Low resistance output pin for high current DACs (IDAC).

Opamp0OUT, Opamp2OUT

High current output of uncommitted opamp^[10].

Extref0, Extref1

External reference input to the analog system.

Opamp0-, Opamp2-

Inverting input to uncommitted opamp.

Opamp0+, Opamp2+

Noninverting input to uncommitted opamp.

GPIO

General purpose I/O pin provides interfaces to the CPU, digital peripherals, analog peripherals, interrupts, LCD segment drive, and CapSense^[10].

I2C0: SCL, I2C1: SCL

 I^2C SCL line providing wake from sleep on an address match. Any I/O pin can be used for I^2C SCL if wake from sleep is not required.

I2C0: SDA, I2C1: SDA

 I^2C SDA line providing wake from sleep on an address match. Any I/O pin can be used for I^2C SDA if wake from sleep is not required.

kHz XTAL: Xo, kHz XTAL: Xi

32.768-kHz crystal oscillator pin.

MHz XTAL: Xo, MHz XTAL: Xi

4- to 25-MHz crystal oscillator pin.

nTRST

Optional JTAG test reset programming and debug port connection to reset the JTAG connection.

SIO

Special I/O provides interfaces to the CPU, digital peripherals and interrupts with a programmable high threshold voltage, analog comparator, high sink current, and high impedance state when the device is unpowered.

SWDCK

Serial wire debug clock programming and debug port connection.

SWDIO

Serial wire debug input and output programming and debug port connection.

SWV

Single wire viewer debug output.

тск

JTAG test clock programming and debug port connection.

TDI

JTAG test data in programming and debug port connection.

TDO

JTAG test data out programming and debug port connection.

TMS

JTAG test mode select programming and debug port connection.

Note

10. GPIOs with opamp outputs are not recommended for use with CapSense.



Program branching instructions

4.3.1 Instruction Set Summary

4.3.1.1 Arithmetic Instructions

Arithmetic instructions support the direct, indirect, register, immediate constant, and register-specific instructions. Arithmetic modes are used for addition, subtraction, multiplication, division, increment, and decrement operations. Table 4-1 lists the different arithmetic instructions.

Mnemonic	Description	Bytes	Cycles
ADD A,Rn	Add register to accumulator	1	1
ADD A,Direct	Add direct byte to accumulator	2	2
ADD A,@Ri	Add indirect RAM to accumulator	1	2
ADD A,#data	Add immediate data to accumulator	2	2
ADDC A,Rn	Add register to accumulator with carry	1	1
ADDC A, Direct	Add direct byte to accumulator with carry	2	2
ADDC A,@Ri	Add indirect RAM to accumulator with carry	1	2
ADDC A,#data	Add immediate data to accumulator with carry	2	2
SUBB A,Rn	Subtract register from accumulator with borrow	1	1
SUBB A, Direct	Subtract direct byte from accumulator with borrow	2	2
SUBB A,@Ri	Subtract indirect RAM from accumulator with borrow	1	2
SUBB A,#data	Subtract immediate data from accumulator with borrow	2	2
INC A	Increment accumulator	1	1
INC Rn	Increment register	1	2
INC Direct	Increment direct byte	2	3
INC @Ri	Increment indirect RAM	1	3
DEC A	Decrement accumulator	1	1
DEC Rn	Decrement register	1	2
DEC Direct	Decrement direct byte	2	3
DEC @Ri	Decrement indirect RAM	1	3
INC DPTR	Increment data pointer	1	1
MUL	Multiply accumulator and B	1	2
DIV	Divide accumulator by B	1	6
DAA	Decimal adjust accumulator	1	3

Table 4-1. Arithmetic Instructions



Table 4-8. Interrupt Vector Table

#	Fixed Function	DMA	UDB
0	LVD	phub_termout0[0]	udb_intr[0]
1	Cache/ECC	phub_termout0[1]	udb_intr[1]
2	Reserved	phub_termout0[2]	udb_intr[2]
3	Sleep (Pwr Mgr)	phub_termout0[3]	udb_intr[3]
4	PICU[0]	phub_termout0[4]	udb_intr[4]
5	PICU[1]	phub_termout0[5]	udb_intr[5]
6	PICU[2]	phub_termout0[6]	udb_intr[6]
7	PICU[3]	phub_termout0[7]	udb_intr[7]
8	PICU[4]	phub_termout0[8]	udb_intr[8]
9	PICU[5]	phub_termout0[9]	udb_intr[9]
10	PICU[6]	phub_termout0[10]	udb_intr[10]
11	PICU[12]	phub_termout0[11]	udb_intr[11]
12	PICU[15]	phub_termout0[12]	udb_intr[12]
13	Comparators Combined	phub_termout0[13]	udb_intr[13]
14	Switched Caps Combined	phub_termout0[14]	udb_intr[14]
15	l ² C	phub_termout0[15]	udb_intr[15]
16	CAN	phub_termout1[0]	udb_intr[16]
17	Timer/Counter0	phub_termout1[1]	udb_intr[17]
18	Timer/Counter1	phub_termout1[2]	udb_intr[18]
19	Timer/Counter2	phub_termout1[3]	udb_intr[19]
20	Timer/Counter3	phub_termout1[4]	udb_intr[20]
21	USB SOF Int	phub_termout1[5]	udb_intr[21]
22	USB Arb Int	phub_termout1[6]	udb_intr[22]
23	USB Bus Int	phub_termout1[7]	udb_intr[23]
24	USB Endpoint[0]	phub_termout1[8]	udb_intr[24]
25	USB Endpoint Data	phub_termout1[9]	udb_intr[25]
26	Reserved	phub_termout1[10]	udb_intr[26]
27	LCD	phub_termout1[11]	udb_intr[27]
28	Reserved	phub_termout1[12]	udb_intr[28]
29	Decimator Int	phub_termout1[13]	udb_intr[29]
30	PHUB Error Int	phub_termout1[14]	udb_intr[30]
31	EEPROM Fault Int	phub_termout1[15]	udb_intr[31]



6.4 I/O System and Routing

PSoC I/Os are extremely flexible. Every GPIO has analog and digital I/O capability. All I/Os have a large number of drive modes, which are set at POR. PSoC also provides up to four individual I/O voltage domains through the VDDIO pins.

There are two types of I/O pins on every device; those with USB provide a third type. Both GPIO and SIO provide similar digital functionality. The primary differences are their analog capability and drive strength. Devices that include USB also provide two USBIO pins that support specific USB functionality as well as limited GPIO capability.

All I/O pins are available for use as digital inputs and outputs for both the CPU and digital peripherals. In addition, all I/O pins can generate an interrupt. The flexible and advanced capabilities of the PSoC I/O, combined with any signal to any pin routability, greatly simplify circuit design and board layout. All GPIO pins can be used for analog input, CapSense^[12], and LCD segment drive, while SIO pins are used for voltages in excess of VDDA and for programmable output voltages.

- Features supported by both GPIO and SIO:
 - User programmable port reset state
 - Separate I/O supplies and voltages for up to four groups of I/O
 - Digital peripherals use DSI to connect the pins
 - □ Input or output or both for CPU and DMA
 - Eight drive modes
 - Every pin can be an interrupt source configured as rising edge, falling edge or both edges. If required, level sensitive interrupts are supported through the DSI
 - Dedicated port interrupt vector for each port

- Slew rate controlled digital output drive mode
- Access port control and configuration registers on either port basis or pin basis
- Separate port read (PS) and write (DR) data registers to avoid read modify write errors
- □ Special functionality on a pin by pin basis
- Additional features only provided on the GPIO pins:
 LCD segment drive on LCD equipped devices
 - □ CapSense^[12]
 - Analog input and output capability
 - □ Continuous 100 µA clamp current capability
 - □ Standard drive strength down to 1.7 V
- Additional features only provided on SIO pins:
 - Higher drive strength than GPIO
 - Hot swap capability (5 V tolerance at any operating V_{DD})
 - Programmable and regulated high input and output drive levels down to 1.2 V
 - □ No analog input, CapSense, or LCD capability
 - Dver voltage tolerance up to 5.5 V
- SIO can act as a general purpose analog comparator
- USBIO features:
 - □ Full speed USB 2.0 compliant I/O
 - Highest drive strength for general purpose use
 - □ Input, output, or both for CPU and DMA
 - □ Input, output, or both for digital peripherals
 - Digital output (CMOS) drive mode
 - Each pin can be an interrupt source configured as rising edge, falling edge, or both edges



6.4.1 Drive Modes

Each GPIO and SIO pin is individually configurable into one of the eight drive modes listed in Table 6-5. Three configuration bits are used for each pin (DM[2:0]) and set in the PRTxDM[2:0] registers. Figure 6-10 depicts a simplified pin view based on each of the eight drive modes. Table 6-5 shows the I/O pin's drive state based on the port data register value or digital array signal if bypass mode is selected. Note that the actual I/O pin voltage is determined by a combination of the selected drive mode and the load at the pin. For example, if a GPIO pin is configured for resistive pull-up mode and driven high while the pin is floating, the voltage measured at the pin is a high logic state. If the same GPIO pin is externally tied to ground then the voltage unmeasured at the pin is a low logic state.



Table 6-5. Drive Modes

Diagram	Drive Mode	PRTxDM2	PRTxDM1	PRTxDM0	PRTxDR = 1	PRTxDR = 0
0	High impedance analog	0	0	0	High Z	High Z
1	High Impedance digital	0	0	1	High Z	High Z
2	Resistive pull-up ^[13]	0	1	0	Res High (5K)	Strong Low
3	Resistive pull-down ^[13]	0	1	1	Strong High	Res Low (5K)
4	Open drain, drives low	1	0	0	High Z	Strong Low
5	Open drain, drive high	1	0	1	Strong High	High Z
6	Strong drive	1	1	0	Strong High	Strong Low
7	Resistive pull-up and pull-down ^[13]	1	1	1	Res High (5K)	Res Low (5K)



7.1.3 Example System Function Components

The following is a sample of the system function components available in PSoC Creator for the CY8C34 family. The exact amount of hardware resources (UDBs, SC/CT blocks, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- CapSense
- LCD drive
- LCD control

7.1.4 Designing with PSoC Creator

7.1.4.1 More Than a Typical IDE

A successful design tool allows for the rapid development and deployment of both simple and complex designs. It reduces or eliminates any learning curve. It makes the integration of a new design into the production stream straightforward.

PSoC Creator is that design tool.

PSoC Creator is a full featured Integrated Development Environment (IDE) for hardware and software design. It is optimized specifically for PSoC devices and combines a modern, powerful software development platform with a sophisticated graphical design tool. This unique combination of tools makes PSoC Creator the most flexible embedded design platform available.

Graphical design entry simplifies the task of configuring a particular part. You can select the required functionality from an extensive catalog of components and place it in your design. All components are parameterized and have an editor dialog that allows you to tailor functionality to your needs.

PSoC Creator automatically configures clocks and routes the I/O to the selected pins and then generates APIs to give the application complete control over the hardware. Changing the PSoC device configuration is as simple as adding a new component, setting its parameters, and rebuilding the project.

At any stage of development you are free to change the hardware configuration and even the target processor. To retarget your application (hardware and software) to new devices, even from 8- to 32-bit families, just select the new device and rebuild.

You also have the ability to change the C compiler and evaluate an alternative. Components are designed for portability and are validated against all devices, from all families, and against all supported tool chains. Switching compilers is as easy as editing the from the project options and rebuilding the application with no errors from the generated APIs or boot code.

7.1.4.2 Component Catalog

The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device. It is populated with an impressive selection of content; from simple primitives such as logic gates and device registers, through the digital timers, counters and PWMs, plus analog components such as ADC, and DACs, and communication protocols, such as I²C, USB, and CAN. See Example Peripherals on page 40 for more details about available peripherals. All content is fully characterized and carefully documented in data sheets with code examples, AC/DC specifications, and user code ready APIs.

7.1.4.3 Design Reuse

The symbol editor gives you the ability to develop reusable components that can significantly reduce future design time. Just draw a symbol and associate that symbol with your proven design. PSoC Creator allows for the placement of the new symbol anywhere in the component catalog along with the content provided by Cypress. You can then reuse your content as many times as you want, and in any number of projects, without ever having to revisit the details of the implementation.

7.1.4.4 Software Development

Anchoring the tool is a modern, highly customizable user interface. It includes project management and integrated editors for C and assembler source code, as well the design entry tools.

Project build control leverages compiler technology from top commercial vendors such as ARM[®] Limited, Keil[™], and CodeSourcery (GNU). Free versions of Keil C51 and GNU C Compiler (GCC) for ARM, with no restrictions on code size or end product distribution, are included with the tool distribution. Upgrading to more optimizing compilers is a snap with support for the professional Keil C51 product and ARM RealView[™] compiler.

7.1.4.5 Nonintrusive Debugging

With JTAG (4-wire) and SWD (2-wire) debug connectivity available on all devices, the PSoC Creator debugger offers full control over the target device with minimum intrusion. Breakpoints and code execution commands are all readily available from toolbar buttons and an impressive lineup of windows—register, locals, watch, call stack, memory and peripherals—make for an unparalleled level of visibility into the system.

PSoC Creator contains all the tools necessary to complete a design, and then to maintain and extend that design for years to come. All steps of the design flow are carefully integrated and optimized for ease-of-use and to maximize productivity.



7.5 CAN

The CAN peripheral is a fully functional controller area network (CAN) supporting communication baud rates up to 1 Mbps. The CAN controller implements the CAN2.0A and CAN2.0B specifications as defined in the Bosch specification and conforms to the ISO-11898-1 standard. The CAN protocol was originally designed for automotive applications with a focus on a high level of fault detection. This ensures high communication reliability at a low cost. Because of its success in automotive applications, CAN is used as a standard communication protocol for motion oriented machine control networks (CANOpen) and factory automation applications (DeviceNet). The CAN controller features allow the efficient implementation of higher level protocols without affecting the performance of the microcontroller CPU. Full configuration support is provided in PSoC Creator.



Figure 7-14. CAN Bus System Implementation

7.5.1 CAN Features

- CAN2.0A/B protocol implementation ISO 11898 compliant
 Standard and extended frames with up to 8 bytes of data per frame
 - Message filter capabilities
 - □ Remote Transmission Request (RTR) support
 - Programmable bit rate up to 1 Mbps
- Listen Only mode
- SW readable error counter and indicator
- Sleep mode: Wake the device from sleep with activity on the Rx pin
- Supports two or three wire interface to external transceiver (Tx, Rx, and Enable). The three-wire interface is compatible with the Philips PHY; the PHY is not included on-chip. The three wires can be routed to any I/O
- Enhanced interrupt controller
 CAN receive and transmit buffers status
 - CAN controller error status including BusOff

- Receive path
 - □ 16 receive buffers each with its own message filter
 - Enhanced hardware message filter implementation that covers the ID, IDE, and RTR
 - DeviceNet addressing support
 - Multiple receive buffers linkable to build a larger receive message array
 - Automatic transmission request (RTR) response handler
 - Lost received message notification
- Transmit path
 - Eight transmit buffers
 - Programmable transmit priority
 - Round robin
 - Fixed priority
 - Message transmissions abort capability

7.5.2 Software Tools Support

- CAN Controller configuration integrated into PSoC Creator:
- CAN Configuration walkthrough with bit timing analyzer
- Receive filter setup



8. Analog Subsystem

The analog programmable system creates application specific combinations of both standard and advanced analog signal processing blocks. These blocks are then interconnected to each other and also to any pin on the device, providing a high level of design flexibility and IP security. The features of the analog subsystem are outlined here to provide an overview of capabilities and architecture.

- Flexible, configurable analog routing architecture provided by analog globals, analog mux bus, and analog local buses.
- High resolution delta-sigma ADC.
- Two 8-bit DACs that provide either voltage or current output.

- Four comparators with optional connection to configurable LUT outputs.
- Two configurable switched capacitor/continuous time (SC/CT) blocks for functions that include opamp, unity gain buffer, programmable gain amplifier, transimpedance amplifier, and mixer.
- Two opamps for internal use and connection to GPIO that can be used as high current output buffers.
- CapSense subsystem to enable capacitive touch sensing.
- Precision reference for generating an accurate analog voltage for internal analog blocks.



Figure 8-1. Analog Subsystem Block Diagram



10. Development Support

The CY8C34 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit psoc.cypress.com/getting-started to find out more.

10.1 Documentation

A suite of documentation, supports the CY8C34 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component data sheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

10.2 Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

10.3 Tools

With industry standard cores, programming, and debugging interfaces, the CY8C34 family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Table 11-3. AC Specifications^[29]

Parameter	Description	Conditions	Min	Тур	Мах	Units
F		1.71 V \leq Vddd \leq 5.5 V, -40°C \leq Ta \leq 85°C and Tj \leq 100°C	DC	_	50	MHz
' CPU		1.71 V \leq Vddd \leq 5.5 V, -40°C \leq Ta \leq 125°C and Tj \leq 150°C	DC	-	50	MHz
F _{busclk} Svdd	Bus frequency	1.71 V \leq Vddd \leq 5.5 V, -40°C \leq Ta \leq 85°C and Tj \leq 100°C	DC	-	50	MHz
	Bus requency	1.71 V \leq Vddd \leq 5.5 V, -40°C \leq Ta \leq 125°C and Tj \leq 150°C	DC	-	50	MHz
Svdd	Vdd ramp rate		-	-	0.066	V/µs
Tio_init	Time from Vddd/Vdda/Vccd/Vcca ≥ IPOR to I/O ports set to their reset states		-	-	10	μs
Tstartup	Time from Vddd/Vdda/Vccd/Vcca ≥ PRES to CPU executing code at reset vector	Vcca/Vccd = regulated from Vdda/Vddd, no PLL used, slow IMO boot mode (12 MHz typ.)	_	-	66	μs
Tsleep	Wakeup from sleep mode - Occur- rence of LVD interrupt to beginning of execution of next CPU instruction	$1.71 \text{ V} \le \text{Vddd} \le 5.5 \text{ V}, \text{ Tj} \le 100^{\circ}\text{C}$	-	-	15	μs
Thibernate	Wakeup from hibernate mode - Application of external interrupt to beginning of execution of next CPU instruction		-	-	100	μs

Figure 11-2. Fcpu vs. Vdd



Note 29. Based on device characterization (not production tested).



Table 11-7. GPIO AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
TriseF	Rise time in Fast Strong Mode ^[29]	3 V Vddio Cload = 25 pF	-	-	12	ns
TfallF	Fall time in Fast Strong Mode ^[29]	3 V Vddio Cload = 25 pF	_	-	12	ns
TriseS	Rise time in Slow Strong Mode ^[29]	3 V Vddio Cload = 25 pF	-	-	60	ns
TfallS	Fall time in Slow Strong Mode ^[29]	3 V Vddio Cload = 25 pF	-	-	60	ns
	GPIO output operating frequency					
Fgpioout	$3 \text{ V} \leq \text{Vddio} \leq 5.5 \text{ V}$, fast strong drive mode	90/10% Vddio into 25 pF, -40°C \leq Ta \leq 85°C and Tj \leq 100°C	-	-	33	MHz
		90/10% Vddio into 25 pF, -40°C \leq Ta \leq 125°C and Tj \leq 150°C	-	-	24	MHz
	1.71 V \leq Vddio < 3 V, fast strong drive mode	90/10% Vddio into 25 pF, -40°C \leq Ta \leq 85°C and Tj \leq 100°C	-	-	20	MHz
		90/10% Vddio into 25 pF, -40°C \leq Ta \leq 125°C and Tj \leq 150°C	-	-	16	MHz
	$3 \text{ V} \leq \text{Vddio} \leq 5.5 \text{ V}$, slow strong drive mode	90/10% Vddio into 25 pF, -40°C \leq Ta \leq 85°C and Tj \leq 100°C	-	-	7	MHz
		90/10% Vddio into 25 pF, -40°C \leq Ta \leq 125°C and Tj \leq 150°C	-	-	7	MHz
	1.71 V \leq Vddio < 3 V, slow strong drive mode	90/10% Vddio into 25 pF, -40°C \leq Ta \leq 85°C and Tj \leq 100°C	-	-	3.5	MHz
		90/10% Vddio into 25 pF, -40°C \leq Ta \leq 125°C and Tj \leq 150°C	-	-	3.5	MHz
	GPIO input operating frequency					
Fgpioin	1.71 V < V/ddio < 5.5 V	90/10% better than 60/40 duty cycle, -40°C \leq Ta \leq 85°C and Tj \leq 100°C	-	-	66	MHz
Fgpioout	1.71 V <u>≤</u> Vddio <u>≤</u> 5.5 V	90/10% better than 60/40 duty cycle, -40°C \leq Ta \leq 125°C and Tj \leq 150°C	-	-	50	MHz



Figure 11-24. Delta-sigma ADC IDD vs sps, Range = ±1.024 V, Continuous Sample Mode, Input Buffer Bypassed





Figure 11-53. PGA Voffset Histogram, 4096 samples / 1024 parts



Table 11-33. PGA AC Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
BW1	–3 dB bandwidth	Power mode = high, gain = 1, input = 100 mV peak-to-peak, Cl = 40 pF	5.5	8	-	MHz
SR1	Slew rate	Power mode = high, gain = 1, 20% to 80%	3	-	-	V/µs
e _n	Input noise density	Power mode = high, Vdda = 5 V, at 100 kHz		43	_	nV/sqrtHz

Figure 11-54. Noise vs. Frequency, Vdda = 5 V, Power Mode = High



11.5.11 Temperature Sensor

Table 11-34. Temperature Sensor Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
	Temp sensor accuracy	Range: –40 °C to +150 °C	-	±5	-	°C



11.5.12 LCD Direct Drive

Table 11-35. LCD Direct Drive DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
I _{CC}	LCD system operating current	Device sleep mode with wakeup at 400-Hz rate to refresh LCDs, bus clock = 3 Mhz, Vddio = Vdda = 3 V, 4 commons, 16 segments, 1/4 duty cycle, 50 Hz frame rate, no glass connected	_	38	_	μΑ
I _{CC_SEG}	Current per segment driver	Strong drive mode	_	260	-	μA
V _{BIAS}	LCD bias range (V _{BIAS} refers to the main output voltage(V0) of LCD DAC)	$V_{DDA} \geq 3~V$ and $V_{DDA} \geq V_{BIAS}$	2	-	5	V
	LCD bias step size	$V_{DDA} \ge 3 \text{ V} \text{ and } V_{DDA} \ge V_{BIAS}$	-	9.1 × V _{DDA}	-	mV
	LCD capacitance per segment/common driver	Drivers may be combined	_	500	5000	pF
	Long term segment offset		_	_	20	mV
I _{OUT}	Output drive current per segment driver)	Vddio = 5.5V, strong drive mode	355	_	710	μA

Table 11-36. LCD Direct Drive AC Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
f _{LCD}	LCD frame rate		10	50	150	Hz



11.6.3 Pulse Width Modulation

Table 11-41. PWM DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	16-bit PWM, at listed input clock frequency	-	_	-	μA
	3 MHz		-	15	_	μA
	12 MHz		-	60	_	μA
	50 MHz		-	260	_	μA

Table 11-42. Pulse Width Modulation (PWM) AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating frequency	-40°C \leq Ta \leq 85°C and Tj \leq 100°C	DC	-	50 ^[47]	MHz
		-40°C \leq Ta \leq 125°C and Tj \leq 150°C	DC	-	50	MHz
	Pulse width	-40°C \leq Ta \leq 85°C and Tj \leq 100°C	15	-	-	ns
		-40°C \leq Ta \leq 125°C and Tj \leq 150°C	21	-	-	ns
	Pulse width (external)	-40°C \leq Ta \leq 85°C and Tj \leq 100°C	30	-	-	ns
		-40°C \leq Ta \leq 125°C and Tj \leq 150°C	42	-	-	ns
	Kill pulse width	-40°C \leq Ta \leq 85°C and Tj \leq 100°C	15	-	-	ns
		-40°C \leq Ta \leq 125°C and Tj \leq 150°C	21	-	-	ns
	Kill pulse width (external)	-40°C \leq Ta \leq 85°C and Tj \leq 100°C	30			ns
		-40°C \leq Ta \leq 125°C and Tj \leq 150°C	42	-	-	ns
	Enable pulse width	-40°C \leq Ta \leq 85°C and Tj \leq 100°C	15	-	-	ns
		-40°C \leq Ta \leq 125°C and Tj \leq 150°C	21	-	-	ns
	Enable pulse width (external)	-40°C \leq Ta \leq 85°C and Tj \leq 100°C	30	-	-	ns
		-40°C \leq Ta \leq 125°C and Tj \leq 150°C	42	-	-	ns
	Reset pulse width	-40°C \leq Ta \leq 85°C and Tj \leq 100°C	15	-	-	ns
		-40°C \leq Ta \leq 125°C and Tj \leq 150°C	21	-	-	ns
	Reset pulse width (external)	-40°C \leq Ta \leq 85°C and Tj \leq 100°C	30	-	-	ns
		-40°C \leq Ta \leq 125°C and Tj \leq 150°C	42	-	-	ns

47. Applicable at -40°C to 85°C; 50 MHz at -40°C to 125°C.



Figure 11-57. Asynchronous Write Cycle Timing



Table 11-58. Asynchronous Write Cycle Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
Т	EMIF clock period ^[54]	Vdda \ge 3.3 V	30.3	_	_	ns
Tcel	EM_CEn low time		T – 5	_	T + 5	ns
Taddrv	EM_CEn low to EM_Addr valid		-	_	5	ns
Taddrh	Address hold time after EM_WEn high		Т	_	-	ns
Twel	EM_WEn low time		T – 5	_	T + 5	ns
Tdcev	EM_CEn low to data valid		-	_	7	ns
Tdweh	Data hold time after EM_WEn high		Т	-	_	ns



13. Packaging

Table 13-1. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T _A	Operating ambient temperature		-40	25.00	125	°C
TJ	Operating junction temperature		-40	-	150	°C
T _{JA}	Package θ_{JA} (48-pin SSOP)		-	49	_	°C/W
T _{JA}	Package θ_{JA} (100-pin TQFP)		_	34	-	°C/W
T _{JC}	Package θ_{JC} (48-pin SSOP)		-	24	_	°C/W
T _{JC}	Package θ_{JC} (100-pin TQFP)		_	10	—	°C/W

Table 13-2. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
48-pin SSOP	260 °C	30 seconds
100-pin TQFP	260 °C	30 seconds

Table 13-3. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
48-pin SSOP	MSL 3
100-pin TQFP	MSL 3

Figure 13-1. 48-pin (300 mil) SSOP Package Outline





14. Acronyms

Table 14-1. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus archi- tecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM®	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge
ETM	embedded trace macrocell

Table 14-1. Acronyms Used in this Document (continued)

Acronym	Description
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
lir	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier