

Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 72MHz |
| Connectivity | CANbus, CSIO, I ² C, LINbus, UART/USART, USB |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 288KB (288K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 14x12b; D/A 2x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/mb9bf524kpmc-g-jne2 |

3. Pin Assignment


FPT-80P-M37/M40



Note:


The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

FPT-64P-M38/M39



Note:

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

BGA-96P-M07

Note:


The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

| Pin function | Pin name | Function description | Pin No | | | |
|-------------------------|-----------------|---|---------|--------|----------------|----------------|
| | | | LQFP-80 | BGA-96 | LQFP-64 QFN-64 | LQFP-48 QFN-48 |
| Multi-function Serial 0 | SIN0_0 | Multi-function serial interface ch.0 input pin | 59 | C11 | 48 | 36 |
| | SIN0_1 | | 46 | H9 | 38 | 29 |
| | SOT0_0 (SDA0_0) | Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I ² C (operation mode 4). | 58 | D9 | 47 | 35 |
| | SOT0_1 (SDA0_1) | | 47 | G10 | 39 | 30 |
| | SCK0_0 (SCL0_0) | Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation mode 2) and as SCL0 when it is used in an I ² C (operation mode 4). | 57 | D10 | 46 | 34 |
| | SCK0_1 (SCL0_1) | | 48 | G9 | - | - |
| Multi-function Serial 1 | SIN1_1 | Multi-function serial interface ch.1 input pin | 43 | J10 | 35 | 26 |
| | SOT1_1 (SDA1_1) | Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/LIN (operation modes 0,1,3) . | 44 | J8 | 36 | 27 |
| Multi-function Serial 2 | SIN2_2 | Multi-function serial interface ch.2 input pin | 49 | F10 | 40 | - |
| | SOT2_2 (SDA2_2) | Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA2 when it is used in an I ² C (operation mode 4). | 53 | F9 | 44 | - |
| | SCK2_2 (SCL2_2) | Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a CSIO (operation mode 2) and as SCL2 when it is used in an I ² C (operation mode 4). | 54 | E11 | 45 | - |
| Multi-function Serial 3 | SIN3_1 | Multi-function serial interface ch.3 input pin | 2 | C1 | 2 | 2 |
| | SIN3_2 | | 29 | J5 | - | - |
| | SOT3_1 (SDA3_1) | Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I ² C (operation mode 4). | 3 | C2 | 3 | 3 |
| | SOT3_2 (SDA3_2) | | 30 | K6 | - | - |
| | SCK3_1 (SCL3_1) | Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation mode 2) and as SCL3 when it is used in an I ² C (operation mode 4). | 4 | B3 | 4 | 4 |
| | SCK3_2 (SCL3_2) | | 31 | J6 | - | - |

| Pin function | Pin name | Function description | Pin No | | | |
|-------------------------|-----------------|---|---------|--------|----------------|----------------|
| | | | LQFP-80 | BGA-96 | LQFP-64 QFN-64 | LQFP-48 QFN-48 |
| Multi-function Serial 4 | SIN4_0 | Multi-function serial interface ch.4 input pin | 67 | C8 | 54 | - |
| | SIN4_1 | | 55 | E10 | - | - |
| | SOT4_0 (SDA4_0) | Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I ² C (operation mode 4). | 68 | C7 | 55 | - |
| | SOT4_1 (SDA4_1) | | 56 | E9 | - | - |
| | SCK4_0 (SCL4_0) | Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when it is used in a CSIO (operation mode 2) and as SCL4 when it is used in an I ² C (operation mode 4). | 69 | B7 | 56 | - |
| | RTS4_0 | Multi-function serial interface ch.4 RTS output pin | 70 | B6 | - | - |
| | CTS4_0 | Multi-function serial interface ch.4 CTS input pin | 71 | C6 | - | - |
| Multi-function Serial 5 | SIN5_0 | Multi-function serial interface ch.5 input pin | 76 | C4 | 60 | 44 |
| | SOT5_0 (SDA5_0) | Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I ² C (operation mode 4). | 75 | B4 | 59 | 43 |
| | SCK5_0 (SCL5_0) | Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I ² C (operation mode 4). | 74 | C5 | 58 | - |
| Multi-function Serial 6 | SIN6_0 | Multi-function serial interface ch.6 input pin | 5 | D1 | - | - |
| | SIN6_1 | | 12 | G2 | 8 | - |
| | SOT6_0 (SDA6_0) | Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I ² C (operation mode 4). | 6 | D2 | - | - |
| | SOT6_1 (SDA6_1) | | 11 | G1 | 7 | - |
| | SCK6_0 (SCL6_0) | Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a CSIO (operation mode 2) and as SCL6 when it is used in an I ² C (operation mode 4). | 7 | D3 | - | - |
| | SCK6_1 (SCL6_1) | | 10 | E3 | 6 | - |

| Pin function | Pin name | Function description | Pin No | | | |
|--------------|----------|---|---------|--------|----------------|----------------|
| | | | LQFP-80 | BGA-96 | LQFP-64 QFN-64 | LQFP-48 QFN-48 |
| Mode | MD0 | Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input. | 37 | L8 | 29 | 21 |
| | MD1 | Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input. | 36 | K9 | 28 | 20 |
| POWER | VCC | Power supply Pin | 1 | B1 | 1 | 1 |
| | VCC | Power supply Pin | 25 | K1 | 18 | 14 |
| | VCC | Power supply Pin | 41 | K11 | 33 | - |
| | USBVCC | 3.3V Power supply port for USB I/O | 77 | A4 | 61 | 45 |
| GND | VSS | GND Pin | - | F1 | - | - |
| | VSS | GND Pin | - | F2 | - | - |
| | VSS | GND Pin | - | F3 | - | - |
| | VSS | GND Pin | - | B2 | - | - |
| | VSS | GND Pin | 20 | L1 | 16 | 12 |
| | VSS | GND Pin | - | K2 | - | - |
| | VSS | GND Pin | - | J3 | - | - |
| | VSS | GND Pin | - | L6 | - | - |
| | VSS | GND Pin | 24 | L4 | - | - |
| | VSS | GND Pin | 40 | L11 | 32 | 24 |
| | VSS | GND Pin | - | K10 | - | - |
| | VSS | GND Pin | - | J9 | - | - |
| | VSS | GND Pin | - | B10 | - | - |
| | VSS | GND Pin | - | C9 | - | - |
| | VSS | GND Pin | - | D11 | - | - |
| | VSS | GND Pin | - | A11 | - | - |
| | VSS | GND Pin | - | A7 | - | - |
| | VSS | GND Pin | - | C3 | - | - |
| | VSS | GND Pin | - | A5 | - | - |
| | VSS | GND Pin | 80 | A1 | 64 | 48 |
| CLOCK | X0 | Main clock (oscillation) input pin | 38 | L9 | 30 | 22 |
| | X0A | Sub clock (oscillation) input pin | 26 | L3 | 19 | 15 |
| | X1 | Main clock (oscillation) I/O pin | 39 | L10 | 31 | 23 |
| | X1A | Sub clock (oscillation) I/O pin | 27 | K3 | 20 | 16 |
| | CROUT_0 | Built-in high-speed CR-osc clock output port | 60 | C10 | - | - |
| | CROUT_1 | | 72 | A6 | 57 | 42 |
| Analog POWER | AVCC | A/D converter and D/A converter analog power supply pin | 50 | H11 | 41 | 31 |
| | AVRH | A/D converter analog reference voltage input pin | 51 | F11 | 42 | 32 |
| Analog GND | AVSS | A/D converter and D/A converter GND pin | 45 | H10 | 37 | 28 |
| | AVRL | A/D converter analog reference voltage input pin | 52 | G11 | 43 | 33 |
| C pin | C | Power supply stabilization capacity pin | 23 | L2 | 17 | 13 |

Memory Map (2)



Refer to the programming manual for the detail of Flash main area.

■ MB9AB40N/A40N/340N/140N/150R, MB9B520M/320M/120M Series Flash Programming Manual

| Pin status type | Function group | Power-on reset or low-voltage detection state | INITX input state | Device internal reset state | Run mode or SLEEP mode state | Timer mode, RTC mode, or STOP mode state | | Deep standby RTC mode or Deep standby STOP mode state | | Return from Deep standby mode state |
|-----------------|-------------------------------------|---|---|---|---|---|---|--|--|--|
| | | Power supply unstable | Power supply stable | | Power supply stable | Power supply stable | | Power supply stable | | Power supply stable |
| | | - | INITX = 0 | INITX = 1 | INITX = 1 | INITX = 1 | | INITX = 1 | | INITX = 1 |
| | | - | - | - | - | SPL = 0 | SPL = 1 | SPL = 0 | SPL = 1 | - |
| H | External interrupt enabled selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Maintain previous state | GPIO selected Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | GPIO selected |
| | GPIO selected | Hi-Z | Hi-Z / Input enabled | Hi-Z / Input enabled | | | Hi-Z / Internal input fixed at "0" | | | |
| | USB I/O pin | Setting disabled | Setting disabled | Setting disabled | | Hi-Z at transmission/ Input enabled/ Internal input fixed at "0" at reception | Hi-Z at transmission/ Input enabled/ Internal input fixed at "0" at reception | Hi-Z / Input enabled | Hi-Z / Input enabled | |
| I | Analog input selected | Hi-Z | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input disabled | Hi-Z / Internal input fixed at "0" / Analog input disabled | Hi-Z / Internal input fixed at "0" / Analog input disabled | Hi-Z / Internal input fixed at "0" / Analog input disabled |
| | NMIX selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Maintain previous state | WKUP input enabled | Hi-Z / WKUP input enabled | GPIO selected |
| | Resource other than above selected | Hi-Z | Hi-Z / Input enabled | Hi-Z / Input enabled | | | Hi-Z / Internal input fixed at "0" | | | |
| GPIO selected | | | | | | | | | | |
| J | JTAG selected | Hi-Z | Pull-up / Input enabled | Pull-up / Input enabled | Maintain previous state | Maintain previous state | Maintain previous state | Maintain previous state | Maintain previous state | Maintain previous state |
| | GPIO selected | Setting disabled | Setting disabled | Setting disabled | | | Hi-Z / Internal input fixed at "0" | GPIO selected Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | GPIO selected |

| Pin status type | Function group | Power-on reset or low-voltage detection state | INITX input state | Device internal reset state | Run mode or SLEEP mode state | Timer mode, RTC mode, or STOP mode state | | Deep standby RTC mode or Deep standby STOP mode state | | Return from Deep standby mode state |
|-----------------|-------------------------------------|---|---|---|---|---|---|---|---|---|
| | | Power supply unstable | Power supply stable | | Power supply stable | Power supply stable | | Power supply stable | | Power supply stable |
| | | - | INITX = 0 | INITX = 1 | INITX = 1 | INITX = 1 | | INITX = 1 | | INITX = 1 |
| | | - | - | - | - | SPL = 0 | SPL = 1 | SPL = 0 | SPL = 1 | - |
| K | Resource selected | Hi-Z | Hi-Z / Input enabled | Hi-Z / Input enabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" | GPIO selected Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | GPIO selected |
| | GPIO selected | | | | | | | | | |
| L | Analog output selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | *3 | *4 | GPIO selected Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | GPIO selected |
| | External interrupt enabled selected | | | | | Maintain previous state | | | | |
| | Resource other than above selected | Hi-Z | Hi-Z / Input enabled | Hi-Z / Input enabled | | Maintain previous state | Hi-Z / Internal input fixed at "0" | | | |
| | GPIO selected | | | | | | | | | |
| M | Analog input selected | Hi-Z | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled | Hi-Z / Internal input fixed at "0" / Analog input enabled |
| | Resource other than above selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" | GPIO selected Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | GPIO selected |
| | GPIO selected | | | | | | | | | |

12. Electrical Characteristics

12.1 Absolute Maximum Ratings

| Parameter | Symbol | Rating | | Unit | Remarks |
|--|--------------------|----------------|---------------------------------------|------|----------------------------|
| | | Min | Max | | |
| Power supply voltage*1, *2 | V_{CC} | $V_{SS} - 0.5$ | $V_{SS} + 6.5$ | V | |
| Power supply voltage (for USB)*1, *3 | $USBV_{CC}$ | $V_{SS} - 0.5$ | $V_{SS} + 6.5$ | V | |
| Analog power supply voltage*1, *4 | AV_{CC} | $V_{SS} - 0.5$ | $V_{SS} + 6.5$ | V | |
| Analog reference voltage*1, *4 | $AVRH$ | $V_{SS} - 0.5$ | $V_{SS} + 6.5$ | V | |
| Input voltage*1 | V_i | $V_{SS} - 0.5$ | $V_{CC} + 0.5$ ($\leq 6.5V$) | V | Except for USB pin |
| | | $V_{SS} - 0.5$ | $USBV_{CC} + 0.5$ ($\leq 6.5 V$) | V | USB pin |
| | | $V_{SS} - 0.5$ | $V_{SS} + 6.5$ | V | 5 V tolerant |
| Analog pin input voltage*1 | V_{IA} | $V_{SS} - 0.5$ | $AV_{CC} + 0.5$ ($\leq 6.5 V$) | V | |
| Output voltage*1 | V_o | $V_{SS} - 0.5$ | $V_{CC} + 0.5$ ($\leq 6.5 V$) | V | |
| Clamp maximum current | I_{CLAMP} | -2 | +2 | mA | *8 |
| Clamp total maximum current | $\sum [I_{CLAMP}]$ | | +20 | mA | *8 |
| L level maximum output current*5 | I_{OL} | - | 10 | mA | 4 mA type |
| | | | 20 | mA | 12 mA type |
| | | | 39 | mA | The pin doubled as USB I/O |
| L level average output current*6 | I_{OLAV} | - | 4 | mA | 4 mA type |
| | | | 12 | mA | 12 mA type |
| | | | 16.5 | mA | The pin doubled as USB I/O |
| L level total maximum output current | $\sum I_{OL}$ | - | 100 | mA | |
| L level total average output current*7 | $\sum I_{OLAV}$ | - | 50 | mA | |
| H level maximum output current*5 | I_{OH} | - | - 10 | mA | 4 mA type |
| | | | - 20 | mA | 12 mA type |
| | | | - 39 | mA | The pin doubled as USB I/O |
| H level average output current*6 | I_{OHAV} | - | - 4 | mA | 4 mA type |
| | | | - 12 | mA | 12 mA type |
| | | | - 18 | mA | The pin doubled as USB I/O |
| H level total maximum output current | $\sum I_{OH}$ | - | - 100 | mA | |
| H level total average output current*7 | $\sum I_{OHAV}$ | - | - 50 | mA | |
| Power consumption | P_D | - | 300 | mW | |
| Storage temperature | T_{STG} | - 55 | + 150 | °C | |

*1: These parameters are based on the condition that $V_{SS} = AV_{SS} = 0 V$.

*2: V_{CC} must not drop below $V_{SS} - 0.5 V$.

*3: $USBV_{CC}$ must not drop below $V_{SS} - 0.5 V$.

*4: Ensure that the voltage does not exceed $V_{CC} + 0.5 V$, for example, when the power is turned on.

*5: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

*6: The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

*7: The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms.

($V_{CC} = AV_{CC} = USBV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = AV_{RL} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

| Parameter | Symbol | Pin name | Conditions | Value | | Unit | Remarks | |
|---------------------------|----------------|------------------------|--|--|-------------------|---------|------------|--------|
| | | | | Typ ^{*2} | Max ^{*2} | | | |
| Timer mode current | I_{CCT} | VCC | Main Timer mode | $T_A = +25^{\circ}C$, When LVD is off | 4.1 | 4.8 | mA | *1, *4 |
| | | | | $T_A = +105^{\circ}C$, When LVD is off | - | 5.4 | mA | *1, *4 |
| | Sub Timer mode | | $T_A = +25^{\circ}C$, When LVD is off | 17 | 66 | μA | *1, *5 | |
| | | | $T_A = +105^{\circ}C$, When LVD is off | - | 835 | μA | *1, *5 | |
| RTC mode current | I_{CCR} | | RTC mode | $T_A = +25^{\circ}C$, When LVD is off | 15 | 61 | μA | *1, *5 |
| | | | | $T_A = +105^{\circ}C$, When LVD is off | - | 680 | μA | *1, *5 |
| Stop mode current | I_{CCH} | | Stop mode | $T_A = +25^{\circ}C$, When LVD is off | 14 | 53 | μA | *1 |
| | | | | $T_A = +105^{\circ}C$, When LVD is off | - | 600 | μA | *1 |
| Deep Standby mode current | I_{CCRD} | Deep Standby RTC mode | $T_A = +25^{\circ}C$, When LVD is off, When RAM is off | 2.2 | 11 | μA | *1, *3, *5 | |
| | | | $T_A = +25^{\circ}C$, When LVD is off, When RAM is on | 6.2 | 23 | μA | *1, *3, *5 | |
| | | | $T_A = +105^{\circ}C$, When LVD is off, When RAM is off | - | 155 | μA | *1, *3, *5 | |
| | | | $T_A = +105^{\circ}C$, When LVD is off, When RAM is on | - | 215 | μA | *1, *3, *5 | |
| | I_{CCHD} | Deep Standby Stop mode | $T_A = +25^{\circ}C$, When LVD is off, When RAM is off | 1.6 | 9.6 | μA | *1, *3 | |
| | | | $T_A = +25^{\circ}C$, When LVD is off, When RAM is on | 5.6 | 22 | μA | *1, *3 | |
| | | | $T_A = +105^{\circ}C$, When LVD is off, When RAM is off | - | 150 | μA | *1, *3 | |
| | | | $T_A = +105^{\circ}C$, When LVD is off, When RAM is on | - | 210 | μA | *1, *3 | |

*1: When all ports are fixed.

*2: $V_{CC}=5.5V$

*3: RAM on/off setting is on-chip SRAM only.

*4: When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)


*5: When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)

12.4.8 Base Timer Input Timing

Timer input timing

($V_{CC} = 2.7V$ to $5.5V$, $V_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)


| Parameter | Symbol | Pin name | Conditions | Value | | Unit | Remarks |
|-------------------|----------------------------|--|------------|-------------|-----|------|---------|
| | | | | Min | Max | | |
| Input pulse width | t_{TIWH} , t_{TIWL} | TIOAn/TIOBn (when using as ECK, TIN) | - | $2t_{CYCP}$ | - | ns | |



Trigger input timing



($V_{CC} = 2.7V$ to $5.5V$, $V_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

| Parameter | Symbol | Pin name | Conditions | Value | | Unit | Remarks |
|-------------------|----------------------------|--|------------|-------------|-----|------|---------|
| | | | | Min | Max | | |
| Input pulse width | t_{TRGH} , t_{TRGL} | TIOAn/TIOBn (when using as TGIN) | - | $2t_{CYCP}$ | - | ns | |



Note: t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which the Base Timer is connected to, see “Block Diagram” in this data sheet.



CSIO (SPI = 1, SCINV = 0)

 (V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = - 40°C to + 105°C)

| Parameter | Symbol | Pin name | Conditions | V _{CC} < 4.5 V | | V _{CC} ≥ 4.5 V | | Unit |
|----------------------------|--------------------|---------------|------------------------|-------------------------|------------------------|-------------------------|------|------|
| | | | | Min | Max | Min | Max | |
| Serial clock cycle time | t _{SCYC} | SCKx | Master mode | 4t _{CYCP} | - | 4t _{CYCP} | - | ns |
| SCK ↑ → SOT delay time | t _{SHOVI} | SCKx, SOTx | | - 30 | + 30 | - 20 | + 20 | ns |
| SIN → SCK ↓ setup time | t _{IVSLI} | SCKx, SINx | | 50 | - | 30 | - | ns |
| SCK ↓ → SIN hold time | t _{SLIXI} | SCKx, SINx | | 0 | - | 0 | - | ns |
| SOT → SCK ↓ delay time | t _{SOVLI} | SCKx, SOTx | | 2t _{CYCP} - 30 | - | 2t _{CYCP} - 30 | - | ns |
| Serial clock L pulse width | t _{SLSH} | SCKx | | 2t _{CYCP} - 10 | - | 2t _{CYCP} - 10 | - | ns |
| Serial clock H pulse width | t _{SHSL} | SCKx | t _{CYCP} + 10 | - | t _{CYCP} + 10 | - | ns | |
| SCK ↑ → SOT delay time | t _{SHOVE} | SCKx, SOTx | Slave mode | - | 50 | - | 30 | ns |
| SIN → SCK ↓ setup time | t _{IVSLE} | SCKx, SINx | | 10 | - | 10 | - | ns |
| SCK ↓ → SIN hold time | t _{SLIXE} | SCKx, SINx | | 20 | - | 20 | - | ns |
| SCK falling time | t _F | SCKx | | - | 5 | - | 5 | ns |
| SCK rising time | t _R | SCKx | | - | 5 | - | 5 | ns |

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
About the APB bus number which Multi-function serial is connected to, see “Block Diagram” in this data sheet.
- These characteristics only guarantee the same relocate port number.
For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance C_L = 30 pF.

12.4.12 I²C Timing

 (V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = - 40°C to + 105°C)

| Parameter | Symbol | Conditions | Standard-mode | | Fast-mode | | Unit | Remarks |
|--|--------------------|---|---------------|------------------------------------|-----------|------------------------------------|---------|---------|
| | | | Min | Max | Min | Max | | |
| SCL clock frequency | f _{SCL} | | 0 | 100 | 0 | 400 | kH z | |
| (Repeated) START condition hold time SDA ↓ → SCL ↓ | t _{HDSTA} | C _L = 30 pF, R = (V _P /I _{OL})* ¹ | 4.0 | - | 0.6 | - | μs | |
| SCL clock L width | t _{LOW} | | 4.7 | - | 1.3 | - | μs | |
| SCL clock H width | t _{HIGH} | | 4.0 | - | 0.6 | - | μs | |
| (Repeated) START condition setup time SCL ↑ → SDA ↓ | t _{SUSTA} | | 4.7 | - | 0.6 | - | μs | |
| Data hold time SCL ↓ → SDA ↓ ↑ | t _{HDDAT} | | 0 | 3.45* ₂ | 0 | 0.9* ₃ | μs | |
| Data setup time SDA ↓ ↑ → SCL ↑ | t _{SUDAT} | | 250 | - | 100 | - | ns | |
| STOP condition setup time SCL ↑ → SDA ↑ | t _{SUSTO} | | 4.0 | - | 0.6 | - | μs | |
| Bus free time between STOP condition and START condition | t _{BUF} | | 4.7 | - | 1.3 | - | μs | |
| Noise filter | t _{SP} | | - | 2 t _{CYCP} * ₄ | - | 2 t _{CYCP} * ₄ | - | ns |

*1: R and C_L represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively.

V_P indicates the power supply voltage of the pull-up resistor and I_{OL} indicates V_{OL} guaranteed current.

*2: The maximum t_{HDDAT} must satisfy that it does not extend at least L period (t_{LOW}) of device's SCL signal.


*3: A Fast mode I²C bus device can be used on a Standard mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250 ns".

*4: t_{CYCP} is the APB bus clock cycle time.

About the APB bus number that I²C is connected to, see "Block Diagram" in this data sheet.

To use Standard-mode, set the APB bus clock at 2 MHz or more


To use Fast-mode, set the APB bus clock at 8 MHz or more.




*6: USB Full-speed connection is performed via twist pair cable shield with $90\ \Omega \pm 15\%$ characteristic impedance (Differential Mode).

USB standard defines that output impedance of USB driver must be in range from $28\ \Omega$ to $44\ \Omega$. So, discrete series resistor (R_s) addition is defined in order to satisfy the above definition and keep balance.

When using this USB I/O, use it with $25\ \Omega$ to $30\ \Omega$ (recommendation value $27\ \Omega$) Series resistor R_s .




*7: They indicate rising time (T_{rise}) and falling time (T_{fall}) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.




See "Low-Speed Load (Compliance Load)" for conditions of the external load.


Low-Speed Load (Upstream Port Load) - Reference 1



Low-Speed Load (Downstream Port Load) - Reference 2



Low-Speed Load (Compliance Load)



12.8.2 Interrupt of Low-Voltage Detection

 (T_A = - 40°C to + 105°C)


| Parameter | Symbol | Conditions | Value | | | Unit | Remarks |
|-----------------------------|-------------------|--------------|-------|------|--------------------------|------|--------------------|
| | | | Min | Typ | Max | | |
| Detected voltage | VDL | SVHI = 00011 | 2.58 | 2.80 | 3.02 | V | When voltage drops |
| Released voltage | VDH | | 2.67 | 2.90 | 3.13 | V | When voltage rises |
| Detected voltage | VDL | SVHI = 00100 | 2.76 | 3.00 | 3.24 | V | When voltage drops |
| Released voltage | VDH | | 2.85 | 3.10 | 3.35 | V | When voltage rises |
| Detected voltage | VDL | SVHI = 00101 | 2.94 | 3.20 | 3.46 | V | When voltage drops |
| Released voltage | VDH | | 3.04 | 3.30 | 3.56 | V | When voltage rises |
| Detected voltage | VDL | SVHI = 00110 | 3.31 | 3.60 | 3.89 | V | When voltage drops |
| Released voltage | VDH | | 3.40 | 3.70 | 4.00 | V | When voltage rises |
| Detected voltage | VDL | SVHI = 00111 | 3.40 | 3.70 | 4.00 | V | When voltage drops |
| Released voltage | VDH | | 3.50 | 3.80 | 4.10 | V | When voltage rises |
| Detected voltage | VDL | SVHI = 01000 | 3.68 | 4.00 | 4.32 | V | When voltage drops |
| Released voltage | VDH | | 3.77 | 4.10 | 4.43 | V | When voltage rises |
| Detected voltage | VDL | SVHI = 01001 | 3.77 | 4.10 | 4.43 | V | When voltage drops |
| Released voltage | VDH | | 3.86 | 4.20 | 4.54 | V | When voltage rises |
| Detected voltage | VDL | SVHI = 01010 | 3.86 | 4.20 | 4.54 | V | When voltage drops |
| Released voltage | VDH | | 3.96 | 4.30 | 4.64 | V | When voltage rises |
| LVD stabilization wait time | t _{LVDW} | - | - | - | 8160 × t _{CYCP} | μs | |
| LVD detection delay time | t _{LVDL} | - | - | - | 200 | μs | |

 *: t_{CYCP} indicates the APB2 bus clock cycle time.

13. Ordering Information

| Part number | On-chip Flash memory | On-chip SRAM | Package | Packing | |
|----------------------|-----------------------------------|--------------|--|---------|------|
| MB9BF521KQN-G-AVE2 | Main: 64 Kbyte Work: 32 Kbyte | 16 Kbyte | Plastic • QFN (0.5 mm pitch), 48-pin (LCC-48P-M73) | Tray | |
| MB9BF522KQN-G-AVE2 | Main: 128 Kbyte Work: 32 Kbyte | 16 Kbyte | | | |
| MB9BF524KQN-G-AVE2 | Main: 256 Kbyte Work: 32 Kbyte | 32 Kbyte | | | |
| MB9BF521KPMC-G-JNE2 | Main: 64 Kbyte Work: 32 Kbyte | 16 Kbyte | Plastic • LQFP (0.5 mm pitch), 48-pin (FPT-48P-M49) | | |
| MB9BF522KPMC-G-JNE2 | Main: 128 Kbyte Work: 32 Kbyte | 16 Kbyte | | | |
| MB9BF524KPMC-G-JNE2 | Main: 256 Kbyte Work: 32 Kbyte | 32 Kbyte | | | |
| MB9BF521LQN-G-AVE2 | Main: 64 Kbyte Work: 32 Kbyte | 16 Kbyte | Plastic • QFN (0.5 mm pitch), 64-pin (LCC-64P-M24) | | |
| MB9BF522LQN-G-AVE2 | Main: 128 Kbyte Work: 32 Kbyte | 16 Kbyte | | | |
| MB9BF524LQN-G-AVE2 | Main: 256 Kbyte Work: 32 Kbyte | 32 Kbyte | | | |
| MB9BF521LPMC1-G-JNE2 | Main: 64 Kbyte Work: 32 Kbyte | 16 Kbyte | Plastic • LQFP (0.5 mm pitch), 64-pin (FPT-64P-M38) | | |
| MB9BF522LPMC1-G-JNE2 | Main: 128 Kbyte Work: 32 Kbyte | 16 Kbyte | | | |
| MB9BF524LPMC1-G-JNE2 | Main: 256 Kbyte Work: 32 Kbyte | 32 Kbyte | | | |
| MB9BF521LPMC-G-JNE2 | Main: 64 Kbyte Work: 32 Kbyte | 16 Kbyte | Plastic • LQFP (0.65 mm pitch), 64-pin (FPT-64P-M39) | | |
| MB9BF522LPMC-G-JNE2 | Main: 128 Kbyte Work: 32 Kbyte | 16 Kbyte | | | |
| MB9BF524LPMC-G-JNE2 | Main: 256 Kbyte Work: 32 Kbyte | 32 Kbyte | | | |
| MB9BF521MPMC-G-JNE2 | Main: 64 Kbyte Work: 32 Kbyte | 16 Kbyte | Plastic • LQFP (0.5 mm pitch), 80-pin (FPT-80P-M37) | | |
| MB9BF522MPMC-G-JNE2 | Main: 128 Kbyte Work: 32 Kbyte | 16 Kbyte | | | |
| MB9BF524MPMC-G-JNE2 | Main: 256 Kbyte Work: 32 Kbyte | 32 Kbyte | | | |
| MB9BF521MPMC1-G-JNE2 | Main: 64 Kbyte Work: 32 Kbyte | 16 Kbyte | Plastic • LQFP (0.65 mm pitch), 80-pin (FPT-80P-M40) | | |
| MB9BF522MPMC1-G-JNE2 | Main: 128 Kbyte Work: 32 Kbyte | 16 Kbyte | | | |
| MB9BF524MPMC1-G-JNE2 | Main: 256 Kbyte Work: 32 Kbyte | 32 Kbyte | | | |
| MB9BF521MBGL-GE1 | Main: 64 Kbyte Work: 32 Kbyte | 16 Kbyte | Plastic • PFBGA (0.5 mm pitch), 96-pin (BGA-96P-M07) | | Tray |
| MB9BF522MBGL-GE1 | Main: 128 Kbyte Work: 32 Kbyte | 16 Kbyte | | | |
| MB9BF524MBGL-GE1 | Main: 256 Kbyte Work: 32 Kbyte | 32 Kbyte | | | |

14. Package Dimensions

| | | |
|---|--------------------------------|---------------------|
|  <p>80-pin plastic LQFP</p> <p>(FPT-80P-M37)</p> | Lead pitch | 0.50 mm |
| | Package width x package length | 12.00 mm x 12.00 mm |
| | Lead shape | Gullwing |
| | Lead bend direction | Normal bend |
| | Sealing method | Plastic mold |
| | Mounting height | 1.70 mm MAX |
| | Weight | 0.47 g |

