

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, I ² S, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	144KB (48K x 24)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f6012at-20i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



dsPIC30F6011A/6012A/6013A/6014A High-Performance Digital Signal Controllers

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the *dsPIC30F Family Reference Manual* (DS70046). For more information on the device instruction set and programming, refer to the *dsPIC30F Programmer's Reference Manual* (DS70030).

High-Performance Modified RISC CPU:

- Modified Harvard architecture
- C compiler optimized instruction set architecture
- · Flexible addressing modes
- 84 base instructions
- 24-bit wide instructions, 16-bit wide data path
- Up to 144 Kbytes on-chip Flash program space
- · Up to 48K instruction words
- Up to 8 Kbytes of on-chip data RAM
- Up to 4 Kbytes of nonvolatile data EEPROM
- 16 x 16-bit working register array
- Up to 30 MIPs operation:
 - DC to 40 MHz external clock input
 - 4 MHz-10 MHz oscillator input with PLL active (4x, 8x, 16x)
- Up to 41 interrupt sources:
 - 8 user selectable priority levels
 - 5 external interrupt sources
 - 4 processor traps

DSP Features:

- Dual data fetch
- Modulo and Bit-Reversed modes
- Two 40-bit wide accumulators with optional saturation logic
- 17-bit x 17-bit single-cycle hardware fractional/ integer multiplier
- All DSP instructions are single cycle
 - Multiply-Accumulate (MAC) operation
- Single-cycle ±16 shift

Peripheral Features:

- High-current sink/source I/O pins: 25 mA/25 mA
- Five 16-bit timers/counters; optionally pair up 16-bit timers into 32-bit timer modules
- 16-bit Capture input functions
- 16-bit Compare/PWM output functions:
- Data Converter Interface (DCI) supports common audio Codec protocols, including I²S and AC'97
- 3-wire SPI[™] modules (supports 4 Frame modes)
- I²C[™] module supports Multi-Master/Slave mode and 7-bit/10-bit addressing
- Two addressable UART modules with FIFO buffers
- Two CAN bus modules compliant with CAN 2.0B standard

Analog Features:

- 12-bit Analog-to-Digital Converter (ADC) with:
 - 200 Ksps conversion rate
 - Up to 16 input channels
 - Conversion available during Sleep and Idle
- Programmable Low-Voltage Detection (PLVD)
- Programmable Brown-out Detection and Reset generation

Special Microcontroller Features:

- Enhanced Flash program memory:
 - 10,000 erase/write cycle (min.) for industrial temperature range, 100K (typical)
- Data EEPROM memory:
 - 100,000 erase/write cycle (min.) for industrial temperature range, 1M (typical)
- Self-reprogrammable under software control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with on-chip low-power RC oscillator for reliable operation

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

FIGURE 1-1: dsPIC30F6011A/6012A BLOCK DIAGRAM



NOTES:

8.0 I/O PORTS

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the *dsPIC30F Family Reference Manual* (DS70046).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared between the peripherals and the parallel I/O ports.

All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

8.1 Parallel I/O (PIO) Ports

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read but the output driver for the parallel port bit will be disabled. If a peripheral is enabled but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with the operation of the port pin. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch (LATx). Reads from the port (PORTx), read the port pins and writes to the port pins, write the latch (LATx). Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

The format of the registers for PORTA are shown in Table 8-1.

The TRISA (Data Direction Control) register controls the direction of the RA<7:0> pins, as well as the INTx pins and the VREF pins. The LATA register supplies data to the outputs and is readable/writable. Reading the PORTA register yields the state of the input pins, while writing the PORTA register modifies the contents of the LATA register.

A parallel I/O (PIO) port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pad cell. Figure 8-2 shows how ports are shared with other peripherals and the associated I/O cell (pad) to which they are connected. Table 8-2 through Table 8-9 show the formats of the registers for the shared ports, PORTB through PORTG.

Note: The actual bits in use vary between devices.





© 2005 Microchip Technology Inc.

9.0 TIMER1 MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the *dsPIC30F Family Reference Manual* (DS70046).

This section describes the 16-bit General Purpose (GP) Timer1 module and associated Operational modes. Figure 9-1 depicts the simplified block diagram of the 16-bit Timer1 module.

The following sections provide a detailed description including setup and control registers, along with associated block diagrams for the Operational modes of the timers.

The Timer1 module is a 16-bit timer which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. The 16-bit timer has the following modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter

Further, the following operational characteristics are supported:

- Timer gate operation
- Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

These Operating modes are determined by setting the appropriate bit(s) in the 16-bit SFR, T1CON. Figure 9-1 presents a block diagram of the 16-bit Timer1 module.

16-bit Timer Mode: In the 16-bit Timer mode, the timer increments on every instruction cycle up to a match value preloaded into the Period register PR1, then resets to '0' and continues to count.

When the CPU goes into the Idle mode, the timer will stop incrementing unless the TSIDL (T1CON<13>) bit = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.

16-bit Synchronous Counter Mode: In the 16-bit Synchronous Counter mode, the timer increments on the rising edge of the applied external clock signal which is synchronized with the internal phase clocks. The timer counts up to a match value preloaded in PR1, then resets to '0' and continues.

When the CPU goes into the Idle mode, the timer will stop incrementing unless the respective TSIDL bit = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.

16-bit Asynchronous Counter Mode: In the 16-bit Asynchronous Counter mode, the timer increments on every rising edge of the applied external clock signal. The timer counts up to a match value preloaded in PR1, then resets to '0' and continues.

When the timer is configured for the Asynchronous mode of operation and the CPU goes into the Idle mode, the timer will stop incrementing if TSIDL = 1.

TABLE 12-1: INPUT CAPTURE REGISTER MAN	TABLE 12-1:	INPUT CAPTURE REGISTER MAR
--	-------------	----------------------------

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
IC1BUF	0140							Inpu	it 1 Capture	e Register								uuuu uuuu uuuu
IC1CON	0142		_	ICSIDL		-	_	-		ICTMR	ICI<	1:0>	ICOV	ICBNE	ICM<2:0>			0000 0000 0000 0000
IC2BUF	0144							Inpu	it 2 Capture	e Register								uuuu uuuu uuuu
IC2CON	0146	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<1:0>		ICOV	ICBNE	ŀ	CM<2:0>		0000 0000 0000 0000
IC3BUF	0148		Input 3 Capture Register										uuuu uuuu uuuu					
IC3CON	014A	_		ICSIDL	_	_	_	-		ICTMR	ICI<	1:0>	ICOV	ICBNE	ľ	CM<2:0>		0000 0000 0000 0000
IC4BUF	014C	Input 4 Capture Register									uuuu uuuu uuuu							
IC4CON	014E	_		ICSIDL	_	_	_	-		ICTMR	ICI<	1:0>	ICOV	ICBNE	ľ	CM<2:0>		0000 0000 0000 0000
IC5BUF	0150							Inpu	it 5 Capture	e Register								uuuu uuuu uuuu
IC5CON	0152	_	-	ICSIDL	—	_	—	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE	1	CM<2:0>		0000 0000 0000 0000
IC6BUF	0154							Inpu	it 6 Capture	e Register								uuuu uuuu uuuu
IC6CON	0156	_	-	ICSIDL	_	_	—	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE	ľ	CM<2:0>		0000 0000 0000 0000
IC7BUF	0158							Inpu	it 7 Capture	e Register								uuuu uuuu uuuu
IC7CON	015A	_		ICSIDL	_	_	_	-		ICTMR	ICI<	1:0>	ICOV	ICBNE	ľ	CM<2:0>		0000 0000 0000 0000
IC8BUF	015C	Input 8 Capture Register										uuuu uuuu uuuu						
IC8CON	015E	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE	l	CM<2:0>		0000 0000 0000 0000

Leg

Legend: u = uninitialized bit

Note: Refer to dsPIC30F Family Reference Manual (DS70046) for descriptions of register bit fields.

16.2 Enabling and Setting Up UART

16.2.1 ENABLING THE UART

The UART module is enabled by setting the UARTEN bit in the UXMODE register (where x = 1 or 2). Once enabled, the UxTX and UxRX pins are configured as an output and an input respectively, overriding the TRIS and LATCH register bit settings for the corresponding I/O port pins. The UxTX pin is at logic '1' when no transmission is taking place.

16.2.2 DISABLING THE UART

The UART module is disabled by clearing the UARTEN bit in the UxMODE register. This is the default state after any Reset. If the UART is disabled, all I/O pins operate as port pins under the control of the latch and TRIS bits of the corresponding port pins.

Disabling the UART module resets the buffers to empty states. Any data characters in the buffers are lost and the baud rate counter is reset.

All error and status flags associated with the UART module are reset when the module is disabled. The URXDA, OERR, FERR, PERR, UTXEN, UTXBRK and UTXBF bits are cleared, whereas RIDLE and TRMT are set. Other control bits, including ADDEN, URXISEL<1:0>, UTXISEL, as well as the UxMODE and UxBRG registers, are not affected.

Clearing the UARTEN bit while the UART is active will abort all pending transmissions and receptions and reset the module as defined above. Re-enabling the UART will restart the UART in the same configuration.

16.2.3 SETTING UP DATA, PARITY AND STOP BIT SELECTIONS

Control bits PDSEL<1:0> in the UxMODE register are used to select the data length and parity used in the transmission. The data length may either be 8 bits with even, odd or no parity, or 9 bits with no parity.

The STSEL bit determines whether one or two Stop bits will be used during data transmission.

The default (power-on) setting of the UART is 8 bits, no parity and 1 Stop bit (typically represented as 8, N, 1).

16.3 Transmitting Data

16.3.1 TRANSMITTING IN 8-BIT DATA MODE

The following steps must be performed in order to transmit 8-bit data:

- 1. Set up the UART:
 - First, the data length, parity and number of Stop bits must be selected. Then, the transmit and receive interrupt enable and priority bits are set up in the UxMODE and UxSTA registers. Also, the appropriate baud rate value must be written to the UxBRG register.
- 2. Enable the UART by setting the UARTEN bit (UxMODE<15>).
- 3. Set the UTXEN bit (UxSTA<10>), thereby enabling a transmission.
- 4. Write the byte to be transmitted to the lower byte of UxTXREG. The value will be transferred to the Transmit Shift register (UxTSR) immediately and the serial bit stream will start shifting out during the next rising edge of the baud clock. Alternatively, the data byte may be written while UTXEN = 0, following which, the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 5. A transmit interrupt will be generated, depending on the value of the interrupt control bit UTXISEL (UxSTA<15>).

16.3.2 TRANSMITTING IN 9-BIT DATA MODE

The sequence of steps involved in the transmission of 9-bit data is similar to 8-bit transmission, except that a 16-bit data word (of which the upper 7 bits are always clear) must be written to the UxTXREG register.

16.3.3 TRANSMIT BUFFER (UXTXB)

The transmit buffer is 9 bits wide and 4 characters deep. Including the Transmit Shift register (UxTSR), the user effectively has a 5-deep FIFO (First-In, First-Out) buffer. The UTXBF status bit (UxSTA<9>) indicates whether the transmit buffer is full.

If a user attempts to write to a full buffer, the new data will not be accepted into the FIFO, and no data shift will occur within the buffer. This enables recovery from a buffer overrun condition.

The FIFO is reset during any device Reset but is not affected when the device enters or wakes up from a Power Saving mode.

TABLE 17-2: CAN2 REGISTER MAP (CONTINUED)

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	leset S	tate
C2TX1B1	0416			Transr	nit Buffer	1 Byte 1						Trar	ismit Buff	er 1 Byte 0				uuuu u	luuu u	uuu uuuu
C2TX1B2	0418			Transr	nit Buffer	1 Byte 3						Trar	ismit Buff	er 1 Byte 2				uuuu u	luuu u	uuu uuuu
C2TX1B3	041A			Transr	nit Buffer	1 Byte 5						Trar	ismit Buff	er 1 Byte 4				uuuu u	uuu u	uuu uuuu
C2TX1B4	041C			Transr	nit Buffer	1 Byte 7						Trar	ismit Buff	er 1 Byte 6				uuuu u	uuu u	uuu uuuu
C2TX1CON	041E	—	_		—	—	—	—	_	—	TXABT	TXLARB	TXERR	TXREQ	—	TXPR	l<1:0>	0000 0	000 0	000 0000
C2TX0SID	0420	Transr	nit Buffer 0 S	tandard Ide	ntifier <1	0:6>	—	—	—	Trai	nsmit Buf	fer 0 Stan	dard Iden	tifier <5:0>		SRR	TXIDE	uuuu u	1000 u	uuu uuuu
C2TX0EID	0422	Transmit But	fer 0 Extende	ed Identifier	<17:14>	_	—	-	-	Transmit Buffer 0 Extended Identifier <13:6>							uuuu 0	000 u	uuu uuuu	
C2TX0DLC	0424	Т	ransmit Buffe	er 0 Extende	ed Identif	ier <5:0>		TXRTR	TXRB1	TXRB0		DLO	C<3:0>		—		-	uuuu u	uuu u	uuu u000
C2TX0B1	0426	5 Transmit Buffer 0 Byte 1									Trar	ismit Buff	er 0 Byte 0				uuuu u	uuu u	auu uuuu	
C2TX0B2	0428			Transr	nit Buffer	0 Byte 3						Trar	ismit Buff	er 0 Byte 2				uuuu u	uuu u	auu uuuu
C2TX0B3	042A		Transmit Buffer 0 Byte 5									Trar	ismit Buff	er 0 Byte 4				uuuu u	uuu u	auu uuuu
C2TX0B4	042C			Transr	nit Buffer	0 Byte 7						Trar	ismit Buff	er 0 Byte 6				uuuu u	uuu u	auu uuuu
C2TX0CON	042E			_	_	_	—	—	—	_	TXABT	TXLARB	TXERR	TXREQ	—	TXPR	l<1:0>	0000 0	000 0	000 0000
C2RX1SID	0430	_	-	_				Rece	ive Buffer	1 Standard Io	dentifier <	:10:0>				SRR	RXIDE	000u u	uuu u	uuu uuuu
C2RX1EID	0432			_	_				R	eceive Buffer	1 Extend	led Identif	ier <17:6:	>				0000 u	uuu u	auu uuuu
C2RX1DLC	0434	F	Receive Buffe	r 1 Extende	ed Identif	ier <5:0>		RXRTR	RXRB1	—	-	_	RXRB0		DLC<3	3:0>		uuuu u	uuu 0'	00u uuuu
C2RX1B1	0436	Receive Buffer 1 Byte 1										Rec	eive Buff	er 1 Byte 0				uuuu u	uuu u	uuu uuuu
C2RX1B2	0438			Receiv	ve Buffer	1 Byte 3						Rec	eive Buff	er 1 Byte 2				uuuu u	uuu u	uuu uuuu
C2RX1B3	043A			Receiv	ve Buffer	1 Byte 5						Rec	eive Buff	er 1 Byte 4				uuuu u	uuu u	uuu uuuu
C2RX1B4	043C			Receiv	ve Buffer	1 Byte 7						Rec	eive Buff	er 1 Byte 6				uuuu u	uuu u	uuu uuuu
C2RX1CON	043E			_	_	_	—	_	_	RXFUL	—	—	_	RXRTRRO	F	ILHIT<2	:0>	0000 0	000 0	000 0000
C2RX0SID	0440			_				Rece	ive Buffer	0 Standard Io	dentifier <	:10:0>				SRR	RXIDE	000u u	uuu u	auu uuuu
C2RX0EID	0442	_	—	—	-				R	eceive Buffer	0 Extend	led Identif	ier <17:6:	>				0000 u	uuu u	uuu uuuu
C2RX0DLC	0444	F	Receive Buffe	er 0 Extende	ed Identif	ier <5:0>		RXRTR	RXRB1	—	—	—	RXRB0		DLC<3	3:0>		uuuu u	uuu 0	00u uuuu
C2RX0B1	0446			Receiv	ve Buffer	0 Byte 1						Rec	eive Buff	er 0 Byte 0				uuuu u	uuu u	uuu uuuu
C2RX0B2	0448			Receiv	ve Buffer	0 Byte 3						Rec	eive Buff	er 0 Byte 2				uuuu u	uuu u	uuu uuuu
C2RX0B3	044A			Receiv	ve Buffer	0 Byte 5						Rec	eive Buff	er 0 Byte 4				uuuu u	uuu u	uuu uuuu
C2RX0B4	044C			Receiv	ve Buffer	0 Byte 7						Rec	eive Buff	er 0 Byte 6				uuuu u	uuu u	uuu uuuu
C2RX0CON	044E	—	_		—	—	—	—	_	RXFUL	—		_	RXRTRRO	DBEN	JTOFF	FILHIT0	0000 0	000 0	000 0000
C2CTRL	0450	CANCAP		CSIDLE	ABAT	CANCKS	RI	EQOP<2:	0>	OPM	ODE<2:0)>	—	ICO	DE<2:0>	>		0000 0	100 1	000 0000
C2CFG1	0452	_	—		—		—	—	—	SJW<1	:0>			BRP<5:	0>			0000 0	000 0	000 0000
C2CFG2	0454	_	WAKFIL		—		SE	G2PH<2	:0>	SEG2PHTS	SAM	S	EG1PH<	2:0>	PI	RSEG<2	2:0>	0u00 0	uuu u	auu uuuu
C2INTF	0456	RX00VR	RX10VR	TXBO	TXEP	RXEP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	TX2IF	TX1IF	TX0IF	RX1IF	RX0IF	0000 0	000 0	000 0000
C2INTE	0458	—	—	—	—	—	—	—	—	IVRIE	WAKIE	ERRIE	TX2IE	TX1IE	TX0IE	RX1E	RX0IE	0000 0	000 0	000 0000
C2EC	045A			Transmit	Error Co	unt Registe	er					Receiv	e Error C	ount Registe	er			0000 0	000 0	000 0000

Legend: u = uninitialized bit

Note: Refer to *dsPIC30F Family Reference Manual* (DS70046) for descriptions of register bit fields.

18.3.6 SLAVE FRAME SYNC OPERATION

When the DCI module is operating as a frame sync slave (COFSD = 1), data transfers are controlled by the Codec device attached to the DCI module. The COFSM control bits control how the DCI module responds to incoming COFS signals.

In the Multi-Channel mode, a new data frame transfer will begin one CSCK cycle after the COFS pin is sampled high (see Figure 18-2). The pulse on the COFS pin resets the frame sync generator logic. In the I²S mode, a new data word will be transferred one CSCK cycle after a low-to-high or a high-to-low transition is sampled on the COFS pin. A rising or falling edge on the COFS pin resets the frame sync generator logic.

In the AC-Link mode, the tag slot and subsequent data slots for the next frame will be transferred one CSCK cycle after the COFS pin is sampled high.

The COFSG and WS bits must be configured to provide the proper frame length when the module is operating in the Slave mode. Once a valid frame sync pulse has been sampled by the module on the COFS pin, an entire data frame transfer will take place. The module will not respond to further frame sync pulses until the data frame transfer has completed.

FIGURE 18-2: FRAME SYNC TIMING, MULTI-CHANNEL MODE



FIGURE 18-3: FRAME SYNC TIMING, AC-LINK START OF FRAME



FIGURE 18-4: I²S INTERFACE FRAME SYNC TIMING



The 20-bit mode treats each 256-bit AC-Link frame as sixteen, 16-bit time slots. In the 20-bit AC-Link mode, the module operates as if COFSG<3:0> = 1111 and WS<3:0> = 1111. The data alignment for 20-bit data slots is ignored. For example, an entire AC-Link data frame can be transmitted and received in a packed fashion by setting all bits in the TSCON and RSCON SFRs. Since the total available buffer length is 64 bits, it would take 4 consecutive interrupts to transfer the AC-Link frame. The application software must keep track of the current AC-Link frame segment.

18.7 I²S Mode Operation

The DCI module is configured for I^2S mode by writing a value of '01' to the COFSM<1:0> control bits in the DCICON1 SFR. When operating in the I^2S mode, the DCI module will generate frame synchronization signals with a 50% duty cycle. Each edge of the frame synchronization signal marks the boundary of a new data word transfer.

The user must also select the frame length and data word size using the COFSG and WS control bits in the DCICON2 SFR.

18.7.1 I²S FRAME AND DATA WORD LENGTH SELECTION

The WS and COFSG control bits are set to produce the period for one half of an I^2S data frame. That is, the frame length is the total number of CSCK cycles required for a left or a right data word transfer.

The BLEN bits must be set for the desired buffer length. Setting BLEN<1:0> = 01 will produce a CPU interrupt, once per I^2S frame.

18.7.2 I²S DATA JUSTIFICATION

As per the I²S specification, a data word transfer will, by default, begin one CSCK cycle after a transition of the WS signal. A MSb left justified option can be selected using the DJST control bit in the DCICON2 SFR.

If DJST = 1, the l^2S data transfers will be MSb left justified. The MSb of the data word will be presented on the CSDO pin during the same CSCK cycle as the rising or falling edge of the COFS signal. The CSDO pin is tri-stated after the data word has been sent.

19.4 Programming the Start of Conversion Trigger

The conversion trigger will terminate acquisition and start the requested conversions.

The SSRC<2:0> bits select the source of the conversion trigger. The SSRC bits provide for up to 4 alternate sources of conversion trigger.

When SSRC<2:0> = 000, the conversion trigger is under software control. Clearing the SAMP bit will cause the conversion trigger event after \sim 11 TAD.

When SSRC<2:0> = 111 (Auto-Start mode), the conversion trigger is under ADC clock control. The SAMC bits select the number of ADC clocks between the start of acquisition and the start of conversion. This provides the fastest conversion rates on multiple channels. SAMC must always be at least 1 clock cycle.

Other trigger sources can come from timer modules or external interrupts.

19.5 Aborting a Conversion

Clearing the ADON bit during a conversion will abort the current conversion and stop the sampling sequencing until the next sampling trigger. The ADCBUF will not be updated with the partially completed ADC conversion sample. That is, the ADCBUF will continue to contain the value of the last completed conversion (or the last value written to the ADCBUF register).

If the clearing of the ADON bit coincides with an autostart, the clearing has a higher priority and a new conversion will not start.

19.6 Selecting the ADC Conversion Clock

The ADC conversion requires 14 TAD. The source of the ADC conversion clock is software selected, using a six-bit counter. There are 64 possible options for TAD.

EQUATION 19-1: ADC CONVERSION CLOCK

TAD = TCY * (0.5*(ADCS < 5:0 > + 1))

The internal RC oscillator is selected by setting the ADRC bit.

For correct ADC conversions, the ADC conversion clock (TAD) must be selected to ensure a minimum TAD time of 334 nsec (for VDD = 5V). Refer to the Electrical Specifications section for minimum TAD under other operating conditions.

Example 19-1 shows a sample calculation for the ADCS<5:0> bits, assuming a device operating speed of 30 MIPS.

EXAMPLE 19-1: ADC CONVERSION CLOCK AND SAMPLING RATE CALCULATION

Minimum TAD = 334 nsec
TCY = 33.33 nsec (30 MIPS)
$ADCS < 5:0 > = 2 \frac{TAD}{TCY} - 1$
$= 2 \bullet \frac{334 \text{ nsec}}{33.33 \text{ nsec}} - 1$
= 19.04
Therefore,
Set ADCS<5:0> = 19
Actual TAD = $\frac{\text{TCY}}{2}$ (ADCS<5:0>+1)
$=\frac{33.33 \text{ nsec}}{2}$ (19 + 1)
= 334 nsec
If SSRC<2:0> = '111' and SAMC<4:0> = '00001'
Since,
Sampling Time = Acquisition Time + Conversion Time
= 1 Tad + 14 Tad
= 15 x 334 nsec

Therefore, Sampling Rate = $\frac{1}{(15 \times 334 \text{ nsec})}$ = ~200 kHz

20.0 SYSTEM INTEGRATION

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the *dsPIC30F Family Reference Manual* (DS70046). For more information on the device instruction set and programming, refer to the *dsPIC30F Programmer's Reference Manual* (DS70030).

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection:

- Oscillator Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Programmable Brown-out Reset (BOR)
- Watchdog Timer (WDT)
- Power-Saving modes (Sleep and Idle)
- Code Protection
- Unit ID Locations
- In-Circuit Serial Programming (ICSP)

dsPIC30F devices have a Watchdog Timer, which is permanently enabled via the Configuration bits or can be software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a delay on power-up only, designed to keep the part in Reset while the power supply stabilizes. With these two timers on-chip, most applications need no external Reset circuitry.

Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit a wide variety of applications. In the Idle mode, the clock sources are still active, but the CPU is shut-off. The RC oscillator option saves system cost, while the LP crystal option saves power.

20.1 Oscillator System Overview

The dsPIC30F oscillator system has the following modules and features:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to boost internal operating frequency
- A clock switching mechanism between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- Clock Control register (OSCCON)
- · Configuration bits for main oscillator selection

Configuration bits determine the clock source upon Power-on Reset (POR) and Brown-out Reset (BOR). Thereafter, the clock source can be changed between permissible clock sources. The OSCCON register controls the clock switching and reflects system clock related status bits.

Table 20-1 provides a summary of the dsPIC30F oscillator operating modes. A simplified diagram of the oscillator system is shown in Figure 20-1.

Concurrently, the POR time-out (TPOR) and the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = $100 \ \mu s$ is applied. The total delay in this case is (TPOR + TFSCM).

The BOR status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit, if enabled, will continue to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

FIGURE 20-6:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R should be suitably chosen so as to make sure that the voltage drop across R does not violate the device's electrical specification.
 - 3: R1 should be suitably chosen so as to limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).
- Note: Dedicated supervisory devices, such as the MCP1XX and MCP8XX, may also be used as an external Power-on Reset circuit.

Table 20-5 shows the Reset conditions for the RCON register. Since the control bits within the RCON register are R/W, the information in the table implies that all the bits are negated prior to the action specified in the condition column.

Condition	Program Counter	TRAPR	IOPUWR	EXTR	SWR	WDTO	IDLE	SLEEP	POR	BOR
Power-on Reset	0x000000	0	0	0	0	0	0	0	1	1
Brown-out Reset	0x000000	0	0	0	0	0	0	0	0	1
MCLR Reset during normal operation	0x000000	0	0	1	0	0	0	0	0	0
Software Reset during normal operation	0x000000	0	0	0	1	0	0	0	0	0
MCLR Reset during Sleep	0x000000	0	0	1	0	0	0	1	0	0
MCLR Reset during Idle	0x000000	0	0	1	0	0	1	0	0	0
WDT Time-out Reset	0x000000	0	0	0	0	1	0	0	0	0
WDT Wake-up	PC + 2	0	0	0	0	1	0	1	0	0
Interrupt Wake-up from Sleep	PC + 2 ⁽¹⁾	0	0	0	0	0	0	1	0	0
Clock Failure Trap	0x000004	0	0	0	0	0	0	0	0	0
Trap Reset	0x000000	1	0	0	0	0	0	0	0	0
Illegal Operation Trap	0x000000	0	1	0	0	0	0	0	0	0

TABLE 20-5: INITIALIZATION CONDITION FOR RCON REGISTER CASE 1

Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.

Table 20-6 shows a second example of the bit conditions for the RCON register. In this case, it is not assumed the user has set/cleared specific bits prior to action specified in the condition column.

TABLE 20-6: INITIALIZATION CONDITION FOR RCON REGISTER CASE 2

Condition	Program Counter	TRAPR	IOPUWR	EXTR	SWR	WDTO	IDLE	SLEEP	POR	BOR
Power-on Reset	0x000000	0	0	0	0	0	0	0	1	1
Brown-out Reset	0x000000	u	u	u	u	u	u	u	0	1
MCLR Reset during normal operation	0x000000	u	u	1	0	0	0	0	u	u
Software Reset during normal operation	0x000000	u	u	0	1	0	0	0	u	u
MCLR Reset during Sleep	0x000000	u	u	1	u	0	0	1	u	u
MCLR Reset during Idle	0x000000	u	u	1	u	0	1	0	u	u
WDT Time-out Reset	0x000000	u	u	0	0	1	0	0	u	u
WDT Wake-up	PC + 2	u	u	u	u	1	u	1	u	u
Interrupt Wake-up from Sleep	PC + 2 ⁽¹⁾	u	u	u	u	u	u	1	u	u
Clock Failure Trap	0x000004	u	u	u	u	u	u	u	u	u
Trap Reset	0x000000	1	u	u	u	u	u	u	u	u
Illegal Operation Reset	0x000000	u	1	u	u	u	u	u	u	u

Legend: u = unchanged

Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.

InstantAssemblyAssembly SyntaxDescriptionor.or.or.Sprint SSprint S	IADLI	E Z I-Z:	INSIRU	CTION SET OVERVIEW	(CONTINUED)			
29 DISI DISI ##144 Deable Interrupt for k instruction cycles 1 1 None 00 DIVS Wm, Win Signed 16/16-bit Integer Divide 1 1 18 N.Z.C.OV DIV.D Wm, Win Signed 16/16-bit Integer Divide 1 1 8 N.Z.C.OV DIV.D Wm, Win Unsigned 16/16-bit Integer Divide 1 18 N.Z.C.OV 31 DOV DVF Wm, Win Unsigned 16/16-bit Integer Divide 1 18 N.Z.C.OV 32 DO DO ####################################	Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
30 DIV Bits MAZ.COV DIV.SD Wm,Wm Signed 16/16-bit Integer Divide 1 16 MAZ.COV DIV.SD Wm,Wn Unsigned 32/16-bit Integer Divide 1 18 NAZ.COV 31 DIV OWF Wm,Wn Signed 16/16-bit Integer Divide 1 18 NAZ.COV 32 DO OVF Wm,Wn Signed 16/16-bit Integer Divide 1 18 NAZ.COV 33 DO OVF Wm,Wn Signed 16/16-bit Integer Divide 1 18 NAZ.COV 33 ED ED Wm.Wm,Acc,Wx,Wy,Wnd Euclidean Distance (no accumulate) 1 1 None 34 EDAC EDAC Wm.Wn,Acc,Wx,Wy,Wnd Euclidean Distance (no accumulate) 1 1 CO.CO None 35 EXCH WmS,Wnd Find Bit Change from Left (MSb) Side 1 1 C.CO None 36 FFIR FFIR Ws,Wnd Find Find Che from Cheft (MSb) Side 1 1 C.CO N	29	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
Image: biology of the system of the	30	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
DIVU Umsigned 16/1-bit Integer Divide 1 18 N.Z.C.OV 31 DIVF DIVF Wm, Wn Unsigned 32/1-bit Integer Divide 1 18 N.Z.C.OV 32 DO DO allitA.Expr Do code to PC + Expr. (III 4 + 1 times) 2 2 None 33 ED ED Wm.Wm, Acc.Wx, Wy, Wad Euclidean Distance (no accumulate) 1 1 0.ACAB, CAB, SS, SAB 34 EDAC EDAC Wm.Wm, Acc.Wx, Wy, Wad Euclidean Distance (no accumulate) 1 1 0.ACAB, CAB, SS, SAB 35 EXCH EXCH Wm, Wnd Find Bit Change from Left (MSD) Side 1 1 C 36 FBCL FFL Wm, Wnd Find Bit Change from Left (MSD) Side 1 1 C 37 FFL FFL Wm, Wnd Find Bit Change from Left (MSD) Side 1 1 C C 38 GOTO GOTO Wm Got o address 2 2 None 39 GOTO Wm, Wa			DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
Image of the set of t			DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
31 DIVF WIR, Win, Win, Win, Diversity, Signed 1671-bit Fractional Divide 1 18 N.C., C.V. 32 DO DO will H.Expr Do code to PC + Expr. (Wh + 1 times) 2 2 Nome 33 ED ED Win-Yun, Acc, Wx, Wy, Wxd Euclidean Distance (no accumulate) 1 1 0, O, O, O, O, O, A, S, S, S, S, S, S 34 EDAC Win-Yun, Acc, Wx, Wy, Wxd Euclidean Distance (no accumulate) 1 1 1 O, O, O, O, O, O, S, S, S, S, S, S, S 35 EXCH EXCH Win, Wind Swap Wins with Wind 1 1 1 C, O, O, O, O, O, S, S, S, S, S, S 36 FBCL FF1 Win, Wind Find First One from Left (MSb) Side 1 1 C C 37 FF1 FF1 Wie, Wind Find First One from Left (MSb) Side 1 1 C C None 38 GOTO GOTO Win M Find First One from Left (MSb) Side 1 1 C, D,C, NO,Z None 40 INC f			DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
32 DO #iit14.Expr Do code to PC + Expr, iit14 + limes 2 2 None 33 ED ED Wn.Wim.Acc.Wx.Wy.Wxd Euclidean Distance (no accumulate) 1 1 0.A.0B, 0.AB, 58, 58, 58, 58, 58, 58, 58, 58 34 EDAC EDAC Wm.Wm.Acc.Wx.Wy.Wxd Euclidean Distance (no accumulate) 1 1 0.A.0B, 0.AB, 58, 58, 58, 58 35 EXCH EXCH WS.Wnd Find Bit Change from Left (MSb) Side 1 1 1 C.O.2B, 0.AB, 58, 58, 58 36 FFIR FFIR WS.Wnd Find Bit Change from Left (MSb) Side 1 1 C.C. 37 FFIR FFIR WS.Wnd Find First One from Left (MSb) Side 1 1 C.C.C.N.O.Z 38 FFIR FFIR WS.Wnd GOTO Expr Goto odfrees 2 2 None 39 GOTO Expr Goto odfrees 1 1 C.C.C.N.O.Z None 100 INC INC F f=1 + 1 1 1 C	31	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
Image: booker Dome With: Sepre Dome Dome Comme Comme 33 ED ED With: With: Acc, With, Wit	32	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None
33 ED ED Wm*Wm,Acc,Wix,Wy,Wid Euclidean Distance (no accumulate) 1 1 0A,0B,0AB, SA,SB,SAB 34 EDAC EDAC Wm*Wm,Acc,Wix,Wy,Wid Euclidean Distance 1 1 0A,0B,0AB, SA,SB,SAB 35 EXCH EXCH Wm,Wnd Swap Wns with Wnd 1 1 0A,0B,0AB, SA,SB,SAB 36 FBCL FEXL Wm,Wnd Find Bit Change from Left (MSb) Side 1 1 C 37 FF1R WS,Wnd Find First One from Right (LSb) Side 1 1 C C 39 GOTO Expr Go to address 2 2 None 40 INC f F1R WS,Wnd Widt Stat 1 1 C,Coc.NO/Z 100 C full C			DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
34 EDAC Wm-Wm,Acc,Wx,Wy,Wxd Euclidean Distance 1 1 1 0A,OB,OB,SB,SB,SB,SB,SB,SB,SB,SB,SB,SB,SB,SB,SB	33	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
35 EXCH Work, Wind Swap, Wins, whin, Wind 1 1 None 36 FBCL FBCL Ws, Wind Find Bit Change from Left (MSb) Side 1 1 C 37 FF1L FF1L Ws, Wind Find First One from Left (MSb) Side 1 1 C 38 FF1R Ws, Wind Find First One from Right (LSb) Side 1 1 C 39 GOTO Expr Go to address 2 2 None 40 INC f. WREG 1 = 1 + 1 1 1 C, DCN, OVZ 10 NC f. WREG WREG = 1 + 1 1 1 C, DCN, OVZ 11 INC2 f. WREG WREG = 1 + 2 1 1 C, DCN, OVZ 11 INC2 f. WREG WREG = 1 + 2 1 1 C, DCN, OVZ 11 INC2 f. WREG WREG = 1 + 2 1 1 N.Z 11 INC2 f. WREG WREG = 1 + 2 1 1	34	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
36 FBCL PBCL Ws,Wnd Find Bit Change from Left (MSb) Side 1 1 C 37 FF1R FF1R Ws,Wnd Find First One from Right (LSb) Side 1 1 C 38 FF1R Ws,Wnd Find First One from Right (LSb) Side 1 1 C 39 GOTO Expr Go to address 2 2 None 40 INC for f f=f+1 1 1 C,C/NOVZ INC fWREG WREG = f+1 1 1 C,C/NOVZ INC INC2 fWREG WREG = f+2 1 1 C,C/NOVZ INC2 WREG f=f-10R. WREG 1 1 N,Z C/O,NOVZ INC2 WNG Wd = Ws + 2 1 1 C,C/NOVZ INC INC N,Z INC2 WS/Md Wd = Ws + 2 1 1 N,Z INC INC INC INC INC INC INC INC INC	35	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
37 FF1L FF1L WS.Wnd Find First One from Left (MSb) Side 1 1 C 38 FF1R VF1R WS.Wnd Find First One from Right (LSb) Side 1 1 C 39 GOTO GOTO Wn Go to indirect 1 1 2 None 40 INC f f f 1 1 C,OC,NOVZ 40 INC f.WREG WREG = f + 1 1 1 C,DC,NOVZ 41 INC2 f.WREG WREG = f + 2 1 1 C,DC,NOVZ 41 INC2 f.WREG WREG = f + 2 1 1 C,DC,NOVZ 42 IOR f f = f.IOR.WREG 1 1 NZ INC2 f.WREG WREG = I.OR.WREG 1 1 NZ IOR f.WREG WREG = LOR.WREG 1 1 NZ IOR f.WREG WREG = LOR.WREG 1 1 NZ IOR	36	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
38 FF1R FF1R Ws,Wnd Find First One from Right (LSb) Side 1 1 C 39 GOTO Expr Go to address 2 2 None 40 INC for O Wn Go to indirect 1 1 2 None 40 INC f f f f 1 1 C,DC,NOVZ 41 INC f.WREG WREG = f + 1 1 1 1 C,DC,NOVZ 41 INC2 f.WREG Wd = Ws + 1 1 1 C,DC,NOVZ 41 INC2 f.WREG Wd = Ws + 1 1 1 C,DC,NOVZ 42 INC2 f.WREG Wd = Ws + 2 1 1 N,Z 100 f.WREG WREG = f.IOR.WREG 1 1 N,Z 100 f.WWS,Wd Wd = Wb.IOR.WEG 1 1 N,Z 100 f.WREG LOR.WEG 1.OR.WEG 1 1 N,Z <	37	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
99 GOTO Expr Goto address 2 2 None 40 INC INC f 1 1 2 None 40 INC INC f 1 1 1 C.DC.N.O.Z. 1NC WREG f f 1 1 C.DC.N.O.Z. 1NC WS,Wd Wd = Ws + 1 1 1 C.DC.N.O.Z. 1NC INC2 f.WREG WREG = f + 2 1 1 C.DC.N.O.Z. 1NC WS,Wd Wd = Ws + 2 1 1 N.Z. D.C.N.OV.Z 42 IOR f.URC f.WREG IOR.WREG 1 1 N.Z. 10R f.WREG WREG = I.D.R.WREG 1 1 N.Z. 10R f.WREG WREG = I.D.R.WREG 1 1 N.Z. 10R Wb,WB,Wd Wd = Wb.JOR.WS 1 1 N.Z. 10R Wb,WB,Wd Wd = Wb.JOR.WS 1 1 N.Z.	38	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
GOTO Wn Got indirect 1 2 None 40 INC f f f=f+1 1 1 C,DC,N,O/Z 10 INC f,WREG WREG 1 1 1 C,DC,N,O/Z 41 INC2 f,WREG WREG 1 1 C,DC,N,O/Z 41 INC2 f,WREG WREG 1 1 C,DC,N,O/Z 41 INC2 f,WREG WREG 1 1 C,DC,N,O/Z 10 INC2 f,WREG WREG 1 1 C,DC,N,O/Z 42 INC f f f f C,DC,N,O/Z INC INC f N,Z 100 f,WREG WREG INC,WREG 1 1 N,Z INC N,Z 100 f,WREG WREG INC,WREG 1 1 N,Z INC N,Z INC N,Z INC N,Z INC N,Z INC IN	39	GOTO	GOTO	Expr	Go to address	2	2	None
40 INC f f = f + 1 1 1 1 C,DC,N,OVZ 1NC f,WREG WREG = f + 1 1 1 C,DC,N,OVZ 41 INC2 f,WREG WREG = f + 2 1 1 C,DC,N,OVZ 41 INC2 f,WREG WREG = f + 2 1 1 C,DC,N,OVZ 42 IOR f f = f + 02 1 1 C,DC,N,OVZ 42 IOR f f = f,OR.WREG 1 1 N,Z 100 fill f f = f,OR.WREG 1 1 N,Z 10R f,WREG WREG = f,IOR.WREG 1 1 N,Z 10R wbs,Wd Wd = wb.IOR.Wa 1 1 N,Z 10R wbs,Ws,Wd Wd = wb.IOR.Wa 1 1 N,Z 43 LAC LAC Was,#fis,Vid Wd = wb.IOR.Wa 1 1 N,Z 44 LNK LNK #itt4 Link frame pointer 1 </td <td></td> <td></td> <td>GOTO</td> <td>Wn</td> <td>Go to indirect</td> <td>1</td> <td>2</td> <td>None</td>			GOTO	Wn	Go to indirect	1	2	None
INC f.WREG WREG = f + 1 1 1 1 C,DC,N,V,Z 1NC WS,Wd Wd = Ws + 1 1 1 C,DC,N,V,Z 41 INC2 f.WREG f = f + 2 1 1 C,DC,N,V,Z 1NC2 f.WREG WREG = f + 2 1 1 1 C,DC,N,V,Z 42 IOR f. f. f. C,DC,N,V,Z INC2 Ws,Wd Wd = Ws + 2 1 1 N,Z 42 IOR f. f.T.F.GR WREG = f.JOR.WREG 1 1 N,Z 10R f.WREG WREG = I.JOR.WREG 1 1 N,Z 10R f.WREG WREG = I.JOR.WREG 1 1 N,Z 10R Wb,%Wd Wd = Wb.JOR.Ws 1 1 N,Z 10R Wb,#iti,M Wd = Wb.JOR.Ws 1 1 N,Z 43 LAC LAC Ws,#stitA,Acc Load Accumulator 1 1 C,NOV,Z 44	40	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
INC Ws,Wd Wd = Ws + 1 1 1 C,DC,N,OVZ 41 INC2 f f = f + 2 1 1 C,DC,N,OVZ 41 INC2 f,WREG WREG = f + 2 1 1 C,DC,N,OVZ 42 IOR F f = f.IOR WREG = f + 2 1 1 C,DC,N,OVZ 42 IOR f f = f.IOR.WREG 1 1 N,Z IOR f IGR f,WREG WREG = f.IOR.WREG 1 1 N,Z IOR #dit10,Wn Wd = Wb.IOR.WS 1 1 N,Z IOR Wb,Ws,Wd Wd = Wb.IOR.WS 1 1 N,Z IOR Wb,Ws,Wd Wd = Wb.IOR.WS 1 1 N,Z 43 LAC LAC Ws,%ø,#Sit4,Acc Load Accumulator 1 1 N,Z 44 LNK LNK #lit4 Link frame pointer 1 1 C,NOVZ 45 LSR f			INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
41 INC2 f f = f + 2 1 1 C,DC,N,OV,Z 42 INC2 f,WREG WREG = f + 2 1 1 C,DC,N,OV,Z 42 IOR KOR f 1 1 C,DC,N,OV,Z 42 IOR KOR f 1 1 C,DC,N,OV,Z 10 IOR f 1 1 N,Z IOR 1 1 N,Z 10R f(W,WEG WREG 1.0R.WREG 1 1 N,Z 10R w/b,Ws,Wd Wd = Wb.IOR.WS 1 1 N,Z 10R Wb,Ws,Wd Wd = Wb.IOR.WS 1 1 N,Z 43 LAC LAC Wso,#Slit4,Acc Load Accumulator 1 1 N,Z 44 LNK LNK #INT 4 Link frame pointer 1 1 N,OV,Z LSR f,WREG WREG = Logical Right Shift Ws 1 1 C,N,OV,Z LSR Wb,Wins,Wind			INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
INC2 f,WREG WREG = f + 2 1 1 C,DC,N,OVZ INC2 Ws,Wd Wd = Ws + 2 1 1 1 C,DC,N,OVZ 42 IOR f f f = f.IOR.WREG 1 1 N,Z 10R fWREG WREG = f.IOR.WREG 1 1 N,Z 10R fill10,Wn Wd = Ith10.IOR.Wd 1 1 N,Z 10R wb,Ws,Wd Wd = Wb.IOR.Ws 1 1 N,Z 10R Wb,Ws,Wd Wd = Wb.IOR.Ws 1 1 N,Z 43 LAC LAC Wso,#Sil4,Acc Load Accumulator 1 1 N,Z 44 LNK LNK #II14 Link frame pointer 1 1 O,O,O,Z 45 LSR f f = Logical Right Shift f 1 1 C,N,OV.Z LSR Wb,Wins,Wnd Wne = Logical Right Shift Wb sy Wns 1 1 C,N,OV.Z LSR Wb,Wins,Wnd Wnd = Logical Right Shift Wb by W	41	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
INC2 Ws,Wd Wd = Ws + 2 1 1 C,DC,N,O/Z 42 IOR f f f=f.IOR.WREG 1 1 N,Z 10R f,WREG WREG = f.IOR.WREG 1 1 N,Z 10R #ilt10,Wn Wd = Wb.IOR.Ws 1 1 N,Z 10R Wb,Ws,Wd Wd = Wb.IOR.Ws 1 1 N,Z 10R Wb,Hilt5,Wd Wd = Wb.IOR.Ws 1 1 N,Z 43 LAC LAC Wso,#Slit4,Acc Load Accumulator 1 1 N,AS,BS,AB 44 LNK LNK #ilt14 Link frame pointer 1 1 C,N,OV,Z 45 LSR f f Logical Right Shift f 1 1 C,N,OV,Z LSR Ws,Wd Wd = Logical Right Shift Wb by Wns 1 1 C,N,OV,Z LSR Ws,Wd Wd = Logical Right Shift Wb by Wns 1 1 N,Z 46 MAC MarWm,Acc,Wx,Wxd,Wy,Wd			INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
42 IOR f f = f . IOR. WREG 1 1 N.Z 42 IOR f,WREG WREG = f.IOR. WREG 1 1 N.Z 10R filt10,Wn Wd = lt10.IOR. Wd 1 1 N.Z 10R Wb,Ws,Wd Wd = Wb.IOR. Ws 1 1 N.Z 10R Wb,Ws,Wd Wd = Wb.IOR. Ws 1 1 N.Z 43 LAC LAC Wso,#Slit4,Acc Load Accumulator 1 1 N.Z 44 LNK LIK #lit14 Link frame pointer 1 1 N.Z 45 LSR f f = Logical Right Shift f 1 1 C.N,OV.Z LSR tSR f,WREG WREG = Logical Right Shift Ws 1 1 N.Z 46 MAC Wb,#lit5,Wnd Wnd = Logical Right Shift Ws by Wns 1 1 N.Z 47 MAC Wm/#lit6,Wnd Wnd = Logical Right Shift Wb by lit5 1 1 N.Z 47 <td></td> <td></td> <td>INC2</td> <td>Ws,Wd</td> <td>Wd = Ws + 2</td> <td>1</td> <td>1</td> <td>C,DC,N,OV,Z</td>			INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
IOR f,WREG WREG = f,IOR. WREG 1 1 N,Z IOR #lit10,Wn Wd = lit10,IOR. Wd 1 1 N,Z IOR Wb,Ws,Wd Wd = Wb,IOR. Ws 1 1 N,Z IOR Wb,#lit5,Wd Wd = Wb,IOR. Ws 1 1 N,Z 43 LAC LAC Wso,#Slit4,Acc Load Accumulator 1 1 N,Z 44 LNK LNK #lit14 Link frame pointer 1 1 N,OA,OB,OAB,SAS,SASB,SAB 44 LNK LNK #lit14 Link frame pointer 1 1 N,OA,OZ,Z 45 LSR f f Logical Right Shift f 1 1 C,N,OV,Z LSR Ws,Wd Wd = Logical Right Shift Ws 1 1 N,Z 46 MAC Mm'Wm,Acc,Wx,Wxd,Wy,Wyd, Multiply and Accumulate 1 1 N,Z 47 MAC Wm'Wm,Acc,Wx,Wxd,Wy,Wyd Square and Accumulate 1 1 N,Z	42	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
IOR #iit10,Wn Wd = lit10.IOR.Wd 1 1 N,Z IOR Wb,Ws,Wd Wd = Wb.IOR.Ws 1 1 N,Z IOR Wb,#ill5,Wd Wd = Wb.IOR.Ws 1 1 N,Z 43 LAC LAC Wso,#Slit4,Acc Load Accumulator 1 1 N,O,OB,OB,S,SAB 44 LNK LNK #iit14 Link frame pointer 1 1 N,O,OV,Z LSR KSR f = Logical Right Shift f 1 1 C,N,OV,Z LSR Ws,Wd Wd = Logical Right Shift Ws 1 1 N,Z 46 MAC MAC Wm*Wn,Acc,Wx,Wxd,Wy,Wd, Multiply and Accumulate 1 1 OA,OB,OAB, SA,SB,SAB 47 MOV f,WREG <td></td> <td></td> <td>IOR</td> <td>f,WREG</td> <td>WREG = f .IOR. WREG</td> <td>1</td> <td>1</td> <td>N,Z</td>			IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
IOR Wb,Ws,Wd Wd = Wb .IOR. Ws 1 1 N.Z IOR Wb,#ilt5,Wd Wd = Wb .IOR. lit5 1 1 N,Z 43 LAC LAC Wso,#Slit4,Acc Load Accumulator 1 1 N,Z 44 LNK LNK #lit14 Link frame pointer 1 1 None 45 LSR LSR f f Logical Right Shift f 1 1 C,N,OV,Z LSR f,WREG WREG = Logical Right Shift f 1 1 C,N,OV,Z LSR Wb,Wns,Wnd Wnd = Logical Right Shift Ws 1 1 C,N,OV,Z LSR Wb,Wns,Wnd Wnd = Logical Right Shift Ws 1 1 N,Z LSR Wb,Wns,Wnd Wnd = Logical Right Shift Wb by Wns 1 1 N,Z LSR Wb,Milt5,Wnd Wnd = Logical Right Shift Wb by Wns 1 1 N,Z MAC Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, Square and Accumulate 1 1 O,A,OB,OAB, SA,SB,SAB <tr< td=""><td></td><td></td><td>IOR</td><td>#lit10,Wn</td><td>Wd = lit10 .IOR. Wd</td><td>1</td><td>1</td><td>N,Z</td></tr<>			IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
IOR Wb,#lifs,Wd Wd = Wb.IOR. lifs 1 1 N,Z 43 LAC LAC Wso,#Slit4,Acc Load Accumulator 1 1 0A,0B,0AB, SA,SB,SAB 44 LNK LNK #lit14 Link frame pointer 1 1 None 45 LSR f f f Logical Right Shift f 1 1 C,N,OV,Z LSR f,WREG WREG = Logical Right Shift f 1 1 C,N,OV,Z LSR Wb,Wns,Wnd Wd = Logical Right Shift Ws 1 1 C,N,OV,Z LSR Wb,#lit5,Wnd Wnd = Logical Right Shift Wb by Wns 1 1 N,Z LSR Wb,#lit5,Wnd Wnd = Logical Right Shift Wb by lit5 1 1 N,Z LSR Wb,#lit5,Wnd Wnd = Logical Right Shift Wb by lit5 1 1 N,Z 46 MAC Mm*Wm,Acc,Wx,Wxd,Wy,Wyd, Multiply and Accumulate 1 1 SA,SB,SAB 47 MOV f,Wn Move f to Wn 1 <			IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
43 LAC LAC Wso,#Slit4,Acc Load Accumulator 1 1 0A,OB,OAB, SA,SB,SAB 44 LNK LNK #lit14 Link frame pointer 1 1 None 45 LSR LSR f f= Logical Right Shift f 1 1 C,N,OV,Z LSR K,WREG WREG = Logical Right Shift f 1 1 C,N,OV,Z LSR Ws,Wd Wd = Logical Right Shift Ws 1 1 C,N,OV,Z LSR Wb,Milt5,Wnd Wnd = Logical Right Shift Ws 1 1 N,Z LSR Wb,#lit5,Wnd Wnd = Logical Right Shift Wb by Wns 1 1 N,Z 46 MAC MAC Wm*Wn,Acc,Wx,Wxd,Wy,Wyd Multiply and Accumulate 1 1 OA,OB,OAB, SA,SB,SAB 47 MOV f,WREG Move f to Wn 1 1 Nore MOV f,WREG Move f to WREG 1 1 Nore MOV f,Wn Move f to WREG 1 1 Nore <td></td> <td></td> <td>IOR</td> <td>Wb,#lit5,Wd</td> <td>Wd = Wb .IOR. lit5</td> <td>1</td> <td>1</td> <td>N,Z</td>			IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
44 LNK LNK #lit14 Link frame pointer 1 1 None 45 LSR LSR f f Logical Right Shift f 1 1 C,N,OV,Z LSR f,WREG WREG = Logical Right Shift f 1 1 C,N,OV,Z LSR Ws,Wd Wd = Logical Right Shift Ws 1 1 C,N,OV,Z LSR Ws,Wd Wd = Logical Right Shift Ws 1 1 C,N,OV,Z LSR Wb,#lit5,Wnd Wnd = Logical Right Shift Ws 1 1 N,Z 46 MAC Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, Multiply and Accumulate 1 1 OA,OB,OAB,SA,SB,SAB 47 MOV MAC Wm*Wm,Acc,Wx,Wxd,Wy,Wyd Square and Accumulate 1 1 N,Z 47 MOV f,WREG Move f to Wn 1 1 N,Z MOV f,WREG Move f to WREG 1 1 N,Z MOV f,WREG Move f to WREG 1 1 N,Z <tr< td=""><td>43</td><td>LAC</td><td>LAC</td><td>Wso,#Slit4,Acc</td><td>Load Accumulator</td><td>1</td><td>1</td><td>OA,OB,OAB, SA,SB,SAB</td></tr<>	43	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
45 LSR f f = Logical Right Shift f 1 1 C,N,OV,Z 45 LSR f,WREG WREG = Logical Right Shift f 1 1 C,N,OV,Z LSR Ws,Wd Wd = Logical Right Shift f 1 1 C,N,OV,Z LSR Ws,Wd Wd = Logical Right Shift Ws 1 1 C,N,OV,Z LSR Wb,Wns,Wnd Wnd = Logical Right Shift Ws 1 1 N,Z 46 MAC MAC Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, AWB Multiply and Accumulate 1 1 OA,OB,OAB, SA,SB,SAB 47 MOV f,Wn Movef to Wn 1 1 N,Z 47 MOV f,WREG Movef to V 1 1 N,Z 47 MOV f,WREG Movef to WREG 1 1 N,Z 47 MOV f,WREG Movef to WREG 1 1 N,Z MOV f,WREG Movef to WREG 1 1 N,Z MOV f,WREG	44	LNK	LNK	#lit14	Link frame pointer	1	1	None
LSR f,WREG WREG = Logical Right Shift f 1 1 C,N,OV,Z LSR f,WREG WREG = Logical Right Shift Ws 1 1 1 C,N,OV,Z LSR Ws,Wd Wd = Logical Right Shift Ws 1 1 N,Z LSR Wb,WIns,Wnd Wnd = Logical Right Shift Wb by Wns 1 1 N,Z 46 MAC MMC Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, AWB Multiply and Accumulate 1 1 1 N,Z 46 MAC Wm*Wm,Acc,Wx,Wxd,Wy,Wyd, AWB Square and Accumulate 1 1 1 0A,OB,OAB, SA,SB,SAB 47 MOV f,Wn Move f to Wn 1 1 N,Z 47 MOV f,WREG Move f to WREG 1 1 N,Z 47 MOV f,WREG Move f to WREG 1 1 N,Z 47 MOV f,WREG Move f to WREG 1 1 N,Z 47 MOV f,WREG Move f to WREG 1 1	45	LSR	LSR	f	f = Logical Right Shift f	1	1	C.N.OV.Z
LSR Ws,Wd Wd = Logical Right Shift Ws 1 1 C,N,OV,Z LSR Wb,Wns,Wnd Wnd = Logical Right Shift Wb by Wns 1 1 N,Z LSR Wb,#lit5,Wnd Wnd = Logical Right Shift Wb by lit5 1 1 N,Z 46 MAC Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, AWB Multiply and Accumulate 1 1 0A,OB,OAB, SA,SB,SAB 47 MOV f,Wn Move f to Wn 1 1 N,Z 47 MOV f,WREG Move f to f 1 1 N,Z 47 MOV f,WREG Move f to WREG 1 1 N,Z MOV f,WREG Move f to WREG 1 1 N,Z MOV f,WREG Move Wn to f 1 1 N,Z MOV wittB,Wn Move Wrot f 1 1 N,Z MOV fWOV fWREG 1 1 N,Z MOV fWrot Move Wrot 1 1 N,Z			LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
LSR Wb,Wns,Wnd Wnd = Logical Right Shift Wb by Wns 1 1 N,Z 46 MAC MAC Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, AWB Multiply and Accumulate 1 1 0A,OB,OAB, SA,SB,SAB 46 MAC Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, AWB Multiply and Accumulate 1 1 0A,OB,OAB, SA,SB,SAB 47 MOV f,Wn Move f to Wn 1 1 N.Z 47 MOV f,Wn Move f to Wn 1 1 N.Z 47 MOV f,Wn Move f to Wn 1 1 N.Z 47 MOV f,Wn Move f to Wn 1 1 N.Z MOV f,Wn Move f to WnEG 1 1 N.Z MOV f,WREG Move f to WREG 1 1 N.Z MOV.b #lit8,Wn Move 8-bit literal to Wn 1 1 None MOV.b wlit8,Wn Move Wn to f 1 1 None MOV.b wlit8,Wn Move Wn			LSR	Ws.Wd	Wd = Logical Right Shift Ws	1	1	C.N.OV.Z
LSR Wb,#lit5,Wnd Wnd = Logical Right Shift Wb by lit5 1 1 N,Z 46 MAC MAC Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, AWB Multiply and Accumulate 1 1 0A,OB,OAB, SA,SB,SAB 47 MOV f,Wn Move f to Wn 1 1 N,Z 47 MOV f,Wn Move f to Wn 1 1 0A,OB,OAB, SA,SB,SAB 47 MOV f,Wn Move f to Wn 1 1 None MOV f,Wn Move f to Wn 1 1 N,Z MOV f,WREG Move f to WREG 1 1 N,Z MOV. #lit16,Wn Move 16-bit literal to Wn 1 1 None MOV.b #lit8,Wn Move 8-bit literal to Wn 1 1 None MOV Wov Move Move Wn to f 1 1 None MOV Wn,f Move Wnode Move Wn to f 1 1 None MOV Wns,Wd Move Wn to f			LSR	Wb.Wns.Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N.Z
46 MAC Mm*Wn,Acc,Wx,Wxd,Wy,Wyd, AWB Multiply and Accumulate 1 1 0A,OB,OAB, SA,SB,SAB 47 MOV MAC Wm*Wn,Acc,Wx,Wxd,Wy,Wyd Square and Accumulate 1 1 0A,OB,OAB, SA,SB,SAB 47 MOV f,Wn Move f to Wn 1 1 None MOV f,Wn Move f to Wn 1 1 None MOV f,Wn Move f to Wn 1 1 None MOV f,Wn Move f to WREG 1 1 N,Z MOV f,WREG Move f to WREG 1 1 N,Z MOV. #lit8,Wn Move 8-bit literal to Wn 1 1 None MOV. #lit8,Wn Move Wn to f 1 1 None MOV WREG,f Move Wre G to f 1 1 None MOV.D Wns,Wd Move Double from W(ns):W(ns + 1) to Wd 1 2 None MOV.D Ws,Wnd Move Double from Ws to W(nd + 1):W(nd) 1			LSR	Wb.#lit5.Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N.Z
MACWm*Wm,Acc,Wx,Wxd,Wy,WydSquare and Accumulate11OA,OB,OAB, SA,SB,SAB47MOVf,WnMove f to Wn111NoneMOVf,WnMove f to F111N,ZMOVf,WREGMove f to WREG111N,ZMOV#lit16,WnMove 16-bit literal to Wn11NoneMOV.b#lit8,WnMove 8-bit literal to Wn11NoneMOVWn,fMove Wn to f11NoneMOVWso,WdoMove Ws to Wd11NoneMOVWREG,fMove WREG to f11N,ZMOV.DWn,WdMove Double from W(ns):W(ns + 1) to Wd12None48MOVSACMOVSAC Acc,Wx,Wxd,Wy,Wyd,AWBPrefetch and store accumulator11None	46	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
47 MOV f,Wn Move f to Wn 1 1 1 None MOV f,Wn Move f to Wn 1 1 1 N,Z MOV f,WREG Move f to WREG 1 1 1 N,Z MOV #lit16,Wn Move f to WREG 1 1 1 N,Z MOV.b #lit8,Wn Move 8-bit literal to Wn 1 1 1 None MOV.b #lit8,Wn Move 8-bit literal to Wn 1 1 None MOV Wn,f Move Wrot of 1 1 None MOV Wso,Wdo Move Ws to Wd 1 1 N,Z MOV WREG,f Move Obuble from W(ns):W(ns + 1) to Wd 1 2 None MOV.D Ws,Wnd Move Double from Ws to W(nd + 1):W(nd) 1 2 None 48 MOVSAC MOVSAC Acc,Wx,Wxd,Wy,Wyd,AWB Prefetch and store accumulator 1 1 None			MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
MOV f Move f to f 1 1 N,Z MOV f,WREG Move f to WREG 1 1 N,Z MOV #lit16,Wn Move 16-bit literal to Wn 1 1 N,Z MOV.b #lit8,Wn Move 8-bit literal to Wn 1 1 None MOV Wn,f Move Wn to f 1 1 None MOV Wso,Wdo Move Ws to Wd 1 1 None MOV Wso,Wdo Move WREG to f 1 1 N,Z MOV.D Wns,Wd Move Double from W(ns):W(ns + 1) to Wd 1 2 None MOV.D Ws,Wnd Move Double from Ws to W(nd + 1):W(nd) 1 2 None 48 MOVSAC MOVSAC Acc,Wx,Wxd,Wy,Wyd,AWB Prefetch and store accumulator 1 1 None	47	MOV	MOV	f,Wn	Move f to Wn	1	1	None
MOV f,WREG Move f to WREG 1 1 N,Z MOV #lit16,Wn Move 16-bit literal to Wn 1 1 None MOV.b #lit8,Wn Move 8-bit literal to Wn 1 1 None MOV Wn,f Move Wn to f 1 1 None MOV Wso,Wdo Move Ws to Wd 1 1 None MOV Wso,Wdo Move Ws to Vd 1 1 None MOV Wso,Wdo Move Ws to Vd 1 1 None MOV.D Ws,Wd Move Double from W(ns):W(ns + 1) to Wd 1 2 None 48 MOVSAC MOVSAC Acc,Wx,Wxd,Wy,Wyd,AWB Prefetch and store accumulator 1 1 None			MOV	f	Move f to f	1	1	N,Z
MOV #lit16,Wn Move 16-bit literal to Wn 1 1 None MOV.b #lit8,Wn Move 8-bit literal to Wn 1 1 None MOV Wn,f Move Wn to f 1 1 None MOV Wn,f Move Wn to f 1 1 None MOV Wso,Wdo Move Ws to Wd 1 1 None MOV WREG,f Move WREG to f 1 1 N,Z MOV.D Wns,Wd Move Double from W(ns):W(ns + 1) to Wd 1 2 None 48 MOVSAC MOVSAC Acc,Wx,Wxd,Wy,Wyd,AWB Prefetch and store accumulator 1 1 None			MOV	f,WREG	Move f to WREG	1	1	N,Z
MOV.b #lit8,Wn Move 8-bit literal to Wn 1 1 None MOV Wn,f Move Wn to f 1 1 None MOV Wso,Wdo Move Ws to Wd 1 1 None MOV Wso,Wdo Move Ws to Wd 1 1 None MOV Wso,Wdo Move Ws to Wd 1 1 None MOV WREG,f Move Double from W(ns):W(ns + 1) to Wd 1 2 None MOV.D Ws,Wnd Move Double from Ws to W(nd + 1):W(nd) 1 2 None 48 MOVSAC MovSAC Acc,Wx,Wxd,Wy,Wyd,AWB Prefetch and store accumulator 1 1 None			MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
MOV Wn,f Move Wn to f 1 1 None MOV Wso,Wdo Move Ws to Wd 1 1 None MOV Wso,Wdo Move Ws to Wd 1 1 None MOV WREG,f Move WREG to f 1 1 N,Z MOV.D Wns,Wd Move Double from W(ns):W(ns + 1) to Wd 1 2 None MOV.D Ws,Wnd Move Double from Ws to W(nd + 1):W(nd) 1 2 None 48 MOVSAC MovSAC Acc,Wx,Wxd,Wy,Wyd,AWB Prefetch and store accumulator 1 1 None			MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
MOV Wso,Wdo Move Ws to Wd 1 1 None MOV WReG,f Move WREG to f 1 1 N,Z MOV.D Wns,Wd Move Double from W(ns):W(ns + 1) to Wd 1 2 None MOV.D Ws,Wnd Move Double from Ws to W(nd + 1):W(nd) 1 2 None 48 MOVSAC MovSAC Acc,Wx,Wxd,Wy,Wyd,AWB Prefetch and store accumulator 1 1 None			MOV	Wn,f	Move Wn to f	1	1	None
MOV WREG,f Move WREG to f 1 1 N,Z MOV.D Wns,Wd Move Double from W(ns):W(ns + 1) to Wd 1 2 None MOV.D Ws,Wnd Move Double from Ws to W(nd + 1):W(nd) 1 2 None 48 MOVSAC MovSAC Acc,Wx,Wxd,Wy,Wyd,AWB Prefetch and store accumulator 1 1 None			MOV	Wso,Wdo	Move Ws to Wd	1	1	None
MOV.D Wns,Wd Move Double from W(ns):W(ns + 1) to Wd 1 2 None MOV.D Ws,Wnd Move Double from Ws to W(nd + 1):W(nd) 1 2 None 48 MOVSAC MovSAC Acc,Wx,Wxd,Wy,Wyd,AWB Prefetch and store accumulator 1 1 None			MOV	WREG,f	Move WREG to f	1	1	N,Z
MOV.D Ws,Wnd Move Double from Ws to W(nd + 1):W(nd) 1 2 None 48 MOVSAC MovSAC Acc,Wx,Wxd,Wy,Wyd,AWB Prefetch and store accumulator 1 1 None			MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
48 MOVSAC MOVSAC Acc,Wx,Wxd,Wy,Wyd,AWB Prefetch and store accumulator 1 1 None			MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
	48	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None

TABLE 21-2: INSTRUCTION SET OVERVIEW (CONTINUED)

22.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

22.8 MPLAB ICE 4000 High-Performance In-Circuit Emulator

The MPLAB ICE 4000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for high-end PICmicro MCUs and dsPIC DSCs. Software control of the MPLAB ICE 4000 In-Circuit Emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, and up to 2 Mb of emulation memory.

The MPLAB ICE 4000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

22.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming (ICSP) protocol, offers cost-effective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

22.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSPcable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

АС СНА		STICS	Standard Operating Conditions: 2.7V to 5.5V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions				
			Device Su	upply							
AD01	AVdd	Module VDD Supply	Greater of VDD - 0.3 or 2.7	_	Lesser of VDD + 0.3 or 5.5	V	_				
AD02	AVss	Module Vss Supply	Vss - 0.3		Vss + 0.3	V	—				
			Reference	Inputs			·				
AD05	Vrefh	Reference Voltage High	AVss + 2.7		AVdd	V	_				
AD06	Vrefl	Reference Voltage Low	AVss		AVDD - 2.7	V	—				
AD07	Vref	Absolute Reference Voltage	AVss - 0.3	—	AVDD + 0.3	V	_				
AD08	IREF	Current Drain	—	150 .001	200 1	μΑ μΑ	operating off				
		·	Analog I	nput			·				
AD10	VINH-VINL	Full-Scale Input Span	Vrefl		Vrefh	V	See Note				
AD11	Vin	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V	—				
AD12		Leakage Current	_	±0.001	±0.610	μΑ	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V Source Impedance = $2.5 \text{ K}\Omega$				
AD13		Leakage Current	_	±0.001	±0.610	μA	VINL = AVSS = VREFL = 0V, AVDD = VREFH = $3V$ Source Impedance = 2.5 K Ω				
AD15	Rss	Switch Resistance	—	3.2K	—	Ω	—				
AD16	CSAMPLE	Sample Capacitor	—	18		pF	—				
AD17	Rin	Recommended Impedance of Analog Voltage Source	—	—	2.5K	Ω	_				
	-		DC Accu	racy							
AD20	Nr	Resolution	1	2 data b	its	bits					
AD21	INL	Integral Nonlinearity	_	—	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V				
AD21A	INL	Integral Nonlinearity		—	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V				
AD22	DNL	Differential Nonlinearity	—	—	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V				
AD22A	DNL	Differential Nonlinearity	—	—	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V				
AD23	Gerr	Gain Error	+1.25	+1.5	+3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V				
AD23A	Gerr	Gain Error	+1.25	+1.5	+3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V				

TABLE 23-38: 12-BIT ADC MODULE SPECIFICATIONS

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: Parameters are characterized but not tested. Use as design guidance only.

NOTES:

F
Fast Context Saving
Flash Program Memory
Control Registers
NVMADR
NVMADRU52
NVMCON
NVMKEY52
1
I/O Pin Specifications
Input
Output
I/O Ports
Parallel (PIO)63
I ² C 10-bit Slave Mode Operation97
Reception
I ransmission
Poppertien 07
Transmission 97
I ² C Master Mode Operation 99
Baud Rate Generator
Clock Arbitration
Multi-Master Communication, Bus Collision
and Bus Arbitration100
Reception99
Transmission
I ² C Master Mode Support
PC Module
Addresses
Master Mode 206
Slave Mode 208
Bus Data Timing Requirements
Master Mode
Slave Mode 209
Bus Start/Stop Bits Timing Characteristics
Master Mode
Slave Mode208
General Call Address Support
Interrupts
Operating Euloction Description 95
Operation During CPU Sleep and Idle Modes
Pin Configuration
Programmer's Model95
Register Map101
Registers95
Slope Control
Software Controlled Clock Stretching (STREN = 1) 98
Vallous Mode Operation 424
Data Justification 131
Frame and Data Word Length Selection
Idle Current (IIDLE)
In-Circuit Debugger (ICD 2) 160
In-Circuit Serial Programming (ICSP) 51, 143
Initialization Condition for RCON Register Case 1 157
Initialization Condition for RCON Register Case 2
Input Capture (CAPX) Timing Characteristics
Input Capture Module
Register Map
Input Capture Operation During Sleep and Idle Modes 84

CPU Idle Mode	84
CPU Sleep Mode	84
Input Capture Timing Requirements	196
Input Change Notification Module	67
Register Map for dsPIC30F6011A/6012 A	
(Bits 7-0)	67
Register Map for dsPIC30F6011A/6012A	
(Bits 15-8)	67
Register Map for dsPIC30F6013A/6014A	
(Bits 15-8)	67
Register Map for dsPIC30F6013A/6014A	
(Bits 7-0)	67
Instruction Addressing Modes	39
File Register Instructions	39
Fundamental Modes Supported	39
MAC Instructions	40
MCU Instructions	39
Move and Accumulator Instructions	40
Other Instructions	40
Instruction Set	
Overview	166
Summary	163
Internet Address	233
Interrupt Controller	
Register Map	50
Interrupt Priority	46
Interrupt Sequence	48
Interrupt Stack Frame	49
Interrupts	45

L

Load Conditions	187
Low Voltage Detect (LVD)	158
Low-Voltage Detect Characteristics	184
LVDL Characteristics	185

Μ

Memory Organization 1, 9, 15, 25, 39, 45, 51, 57, 63, 6 79, 83, 87, 91, 95, 103, 111, 123, 133, 163	39, 73,
Core Register Man	36
Microchin Internet Web Site	233
Modes of Operation	200
Disable	113
Initialization	113
Listen All Messages	113
Listen Only	113
Loopback	113
Normal Operation	113
Module	95
Modulo Addressing	40
Applicability	42
Operation Example	41
Start and End Address	41
W Address Register Selection	41
MPLAB ASM30 Assembler, Linker, Librarian	172
MPLAB ICD 2 In-Circuit Debugger	173
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator	173
MPLAB ICE 4000 High-Performance Universal	
In-Circuit Emulator	173
MPLAB Integrated Development Environment	
oftware	171
MPLAB PM3 Device Programmer	173
MPLINK Object Linker/MPLIB Object Librarian	172