



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	M32C/80
Core Size	16/32-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	320KB (320K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30853fwfp-u5

1. Overview

The M32C/85 group (M32C/85, M32C/85T) microcomputer is a single-chip control unit that utilizes high-performance silicon gate CMOS technology with the M32C/80 series CPU core. The M32C/85 group (M32C/85, M32C/85T) is available in 144-pin and 100-pin plastic molded LQFP/QFP packages.

With a 16-Mbyte address space, this microcomputer combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed.

It includes a multiplier and DMAC adequate for office automation, communication devices and industrial equipments, and other high-speed processing applications.

1.1 Applications

Automobiles, audio, cameras, office equipment, communications equipment, portable equipment, etc.

Table 1.2 M32C/85 Group (M32C/85, M32C/85T) Performance (100-Pin Package)

Characteristic		Performance	
		M32C/85	M32C/85T
CPU	Basic Instructions	108 instructions	
	Minimum Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V) 41.7 ns (f(BCLK)=24 MHz, Vcc1=3.0 V to 5.5 V)	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V)
	Operating Mode	Single-chip mode, Memory expansion mode and Microprocessor mode	Single-chip mode
	Address Space	16 Mbytes	
	Memory Capacity	See Table 1.3	
Peripheral Function	I/O Port	87 I/O pins and 1 input pin	
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit	
	Intelligent I/O	Time measurement function or Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing)	
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus ⁽¹⁾ , I ² C bus ⁽²⁾	
	CAN Module	2 channels Supporting CAN 2.0B specification	
	A/D Converter	10-bit A/D converter: 1 circuit, 26 channels	
	D/A Converter	8 bits x 2 channels	
	DMAC	4 channels	
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions	
	CRC Calculation Circuit	CRC-CCITT	
	X/Y Converter	16 bits x 16 bits	
	Watchdog Timer	15 bits x 1 channel (with prescaler)	
	Interrupt	39 internal and 8 external sources, 5 software sources Interrupt priority level: 7	
	Clock Generation Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally	
	Oscillation Stop Detect Function	Main clock oscillation stop detect function	
Electrical Characteristics	Voltage Detection Circuit	Available (optional)	Not available ⁽⁴⁾
	Supply Voltage	Vcc1=4.2 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=32 MHz) Vcc1=3.0 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=24 MHz)	Vcc1=Vcc2=4.2 V to 5.5 V, (f(BCLK)=32 MHz) ⁽³⁾
	Power Consumption	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 22 mA (Vcc1=Vcc2=3.3 V, f(BCLK)=24 MHz) 10µA (Vcc1=Vcc2=5 V, f(BCLK)=32 kHz, in wait mode)	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 10µA (Vcc1=Vcc2=5 V, f(BCLK)=32 kHz, in wait mode)
Flash Memory	Program/Erase Supply Voltage	3.3 V ± 0.3 V or 5.0 V ± 0.5 V	5.0 V ± 0.5 V
	Program and Erase Endurance	100 times (all space)	
Operating Ambient Temperature		-20 to 85°C -40 to 85°C (optional)	-40 to 85°C (T version)
Package		100-pin plastic molded LQFP/QFP	

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
3. The supply voltage of M32C/85T (High-reliability version) must be Vcc1=Vcc2.
4. The cold start-up/warm start-up determine function is available only at the user's option.

All options are on a request basis.

1.4 Product Information

Table 1.3 lists the product information. Figure 1.2 shows the product numbering system.

Table 1.3 M32C/85 Group (1) (M32C/85)

As of July, 2005

Type Number	Package Type	ROM Capacity	RAM Capacity	Remarks
M30855FJGP	PLQP0144KA-A (144P6Q-A)	512K+4K	24K	Flash Memory
M30853FJGP	PLQP0100KB-A (100P6Q-A)			
M30853FJFP	PRQP0100JB-A (100P6S-A)			
M30855FHGP	PLQP0144KA-A (144P6Q-A)			
M30853FHGP	PLQP0100KB-A (100P6Q-A)			
M30853FHFP	PRQP0100JB-A (100P6S-A)			
M30855FWGP	PLQP0144KA-A (144P6Q-A)			
M30853FWGP	PLQP0100KB-A (100P6Q-A)			
M30853FWFP	PRQP0100JB-A (100P6S-A)			
M30855MW-XXXGP	PLQP0144KA-A (144P6Q-A)			
M30853MW-XXXGP	PLQP0100KB-A (100P6Q-A)	320K	320K	Mask ROM
M30853MW-XXXFP	PRQP0100JB-A (100P6S-A)			

Table 1.3 M32C/85 Group (2) (T Version, M32C/85T)

As of July, 2005

Type Number	Package Type	ROM Capacity	RAM Capacity	Remarks
M30855FJTGP	PLQP0144KA-A (144P6Q-A)	512K+4K	24K	Flash Memory T Version (High-reliability 85°C Version)
M30853FJTGP	PLQP0100KB-A (100P6Q-A)			
M30855FHTGP	PLQP0144KA-A (144P6Q-A)			
M30853FHTGP	PLQP0100KB-A (100P6Q-A)			
M30855FWTGP	PLQP0144KA-A (144P6Q-A)			
M30853FWTGP	PLQP0100KB-A (100P6Q-A)			

Table 1.5 Pin Characteristics for 100-Pin Package (Continued)

Package Pin No.		Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin ⁽¹⁾
FP	GP								
51	49		P43						A19
52	50		P42						A18
53	51		P41						A17
54	52		P40						A16
55	53		P37						A15(/D15)
56	54		P36						A14(/D14)
57	55		P35						A13(/D13)
58	56		P34						A12(/D12)
59	57		P33						A11(/D11)
60	58		P32						A10(/D10)
61	59		P31						A9(/D9)
62	60	Vcc2							
63	61		P30						A8(/D8)
64	62	Vss							
65	63		P27					AN27	A7(/D7)
66	64		P26					AN26	A6(/D6)
67	65		P25					AN25	A5(/D5)
68	66		P24					AN24	A4(/D4)
69	67		P23					AN23	A3(/D3)
70	68		P22					AN22	A2(/D2)
71	69		P21					AN21	A1(/D1)
72	70		P20					AN20	A0(/D0)
73	71		P17	INT5					D15
74	72		P16	INT4					D14
75	73		P15	INT3					D13
76	74		P14						D12
77	75		P13						D11
78	76		P12						D10
79	77		P11						D9
80	78		P10						D8
81	79		P07					AN07	D7
82	80		P06					AN06	D6
83	81		P05					AN05	D5
84	82		P04					AN04	D4
85	83		P03					AN03	D3
86	84		P02					AN02	D2
87	85		P01					AN01	D1
88	86		P00					AN00	D0
89	87		P107	Kl3				AN7	
90	88		P106	Kl2				AN6	
91	89		P105	Kl1				AN5	
92	90		P104	Kl0				AN4	
93	91		P103					AN3	
94	92		P102					AN2	
95	93		P101					AN1	
96	94	AVss							
97	95		P100					AN0	
98	96	VREF							
99	97	AVcc				RxD4/SCL4/STxD4			
100	98		P97					ADTRG	

NOTES:

1. Bus control pins in M32C/85T cannot be used.

4. Special Function Registers (SFR)

Address	Register	Symbol	Value after RESET
000016			
000116			
000216			
000316			
000416	Processor Mode Register ⁽¹⁾	PM0	1000 0000 ₂ (CNVss pin ="L") 0000 0011 ₂ (CNVss pin ="H")
000516	Processor Mode Register 1	PM1	0016
000616	System Clock Control Register 0	CM0	0000 1000 ₂
000716	System Clock Control Register 1	CM1	0010 0000 ₂
000816			
000916	Address Match Interrupt Enable Register	AIER	0016
000A16	Protect Register	PRCR	XXXX 0000 ₂
000B16	External Data Bus Width Control Register ⁽²⁾	DS	XXXX 1000 ₂ (BYTE pin ="L") XXXX 0000 ₂ (BYTE pin ="H")
000C16	Main Clock Division Register	MCD	XXX0 1000 ₂
000D16	Oscillation Stop Detection Register	CM2	0016
000E16	Watchdog Timer Start Register	WDTS	XX16
000F16	Watchdog Timer Control Register	WDC	000X XXXX ₂
001016			
001116	Address Match Interrupt Register 0	RMAD0	00000016
001216			
001316	Processor Mode Register 2	PM2	0016
001416			
001516	Address Match Interrupt Register 1	RMAD1	00000016
001616			
001716	Voltage Detection Register 2 ⁽²⁾	VCR2	0016
001816			
001916	Address Match Interrupt Register 2	RMAD2	00000016
001A16			
001B16	Voltage Detection Register 1 ⁽²⁾	VCR1	0000 1000 ₂
001C16			
001D16	Address Match Interrupt Register 3	RMAD3	00000016
001E16			
001F16			
002016			
002116			
002216			
002316			
002416			
002516			
002616	PLL Control Register 0	PLC0	0001 X010 ₂
002716	PLL Control Register 1	PLC1	000X 0000 ₂
002816			
002916	Address Match Interrupt Register 4	RMAD4	00000016
002A16			
002B16			
002C16			
002D16	Address Match Interrupt Register 5	RMAD5	00000016
002E16			
002F16	Low Voltage Detection Interrupt Register ⁽²⁾	D4INT	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

- The PM01 and PM00 bits in the PM0 register maintain values set before reset, even after software reset or watchdog timer reset has been performed.
- These registers in M32C/85T cannot be used.

Address	Register	Symbol	Value after RESET
003016			
003116			
003216			
003316			
003416			
003516			
003616			
003716			
003816			
003916	Address Match Interrupt Register 6	RMAD6	00000016
003A16			
003B16			
003C16			
003D16	Address Match Interrupt Register 7	RMAD7	00000016
003E16			
003F16			
004016			
004116			
004216			
004316			
004416			
004516			
004616			
004716			
004816	External Space Wait Control Register 0 ⁽¹⁾	EWCR0	X0X0 00112
004916	External Space Wait Control Register 1 ⁽¹⁾	EWCR1	X0X0 00112
004A16	External Space Wait Control Register 2 ⁽¹⁾	EWCR2	X0X0 00112
004B16	External Space Wait Control Register 3 ⁽¹⁾	EWCR3	X0X0 00112
004C16			
004D16			
004E16			
004F16			
005016			
005116			
005216			
005316			
005416			
005516	Flash Memory Control Register 1	FMR1	0000 01012
005616			
005716	Flash Memory Control Register 0	FMR0	0000 00012(Flash memory version) XXXX XXX02(Masked ROM version)
005816			
005916			
005A16			
005B16			
005C16			
005D16			
005E16			
005F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. These registers cannot be used in M32C/85T.

Address	Register	Symbol	Value after RESET
00F016	Data Compare Register 00	G0CMP0	XX16
00F116	Data Compare Register 01	G0CMP1	XX16
00F216	Data Compare Register 02	G0CMP2	XX16
00F316	Data Compare Register 03	G0CMP3	XX16
00F416	Data Mask Register 00	G0MSK0	XX16
00F516	Data Mask Register 01	G0MSK1	XX16
00F616	Communication Clock Select Register	CCS	XXXX 00002
00F716			
00F816 00F916	Receive CRC Code Register 0	G0RCRC	XX16 XX16
00FA16 00FB16	Transmit CRC Code Register 0	G0TCRC	0016 0016
00FC16	SI/O Extended Mode Register 0	G0EMR	0016
00FD16	SI/O Extended Receive Control Register 0	G0ERC	0016
00FE16	SI/O Special Communication Interrupt Detect Register 0	G0IRF	0016
00FF16	SI/O Extended Transmit Control Register 0	G0ETC	0000 0XXX2
010016 010116	Time Measurement/Waveform Generating Register 10	G1TM0/G1PO0	XX16 XX16
010216 010316	Time Measurement/Waveform Generating Register 11	G1TM1/G1PO1	XX16 XX16
010416 010516	Time Measurement/Waveform Generating Register 12	G1TM2/G1PO2	XX16 XX16
010616 010716	Time Measurement/Waveform Generating Register 13	G1TM3/G1PO3	XX16 XX16
010816 010916	Time Measurement/Waveform Generating Register 14	G1TM4/G1PO4	XX16 XX16
010A16 010B16	Time Measurement/Waveform Generating Register 15	G1TM5/G1PO5	XX16 XX16
010C16 010D16	Time Measurement/Waveform Generating Register 16	G1TM6/G1PO6	XX16 XX16
010E16 010F16	Time Measurement/Waveform Generating Register 17	G1TM7/G1PO7	XX16 XX16
011016	Waveform Generating Control Register 10	G1POCR0	0000 X0002
011116	Waveform Generating Control Register 11	G1POCR1	0X00 X0002
011216	Waveform Generating Control Register 12	G1POCR2	0X00 X0002
011316	Waveform Generating Control Register 13	G1POCR3	0X00 X0002
011416	Waveform Generating Control Register 14	G1POCR4	0X00 X0002
011516	Waveform Generating Control Register 15	G1POCR5	0X00 X0002
011616	Waveform Generating Control Register 16	G1POCR6	0X00 X0002
011716	Waveform Generating Control Register 17	G1POCR7	0X00 X0002
011816	Time Measurement Control Register 10	G1TMCR0	0016
011916	Time Measurement Control Register 11	G1TMCR1	0016
011A16	Time Measurement Control Register 12	G1TMCR2	0016
011B16	Time Measurement Control Register 13	G1TMCR3	0016
011C16	Time Measurement Control Register 14	G1TMCR4	0016
011D16	Time Measurement Control Register 15	G1TMCR5	0016
011E16	Time Measurement Control Register 16	G1TMCR6	0016
011F16	Time Measurement Control Register 17	G1TMCR7	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
015016			
015116			
015216			
015316			
015416			
015516			
015616			
015716			
015816			
015916			
015A16			
015B16			
015C16			
015D16			
015E16			
015F16			
016016			
016116			
016216			
016316			
016416			
016516			
016616			
016716			
016816			
016916			
016A16			
016B16			
016C16			
016D16			
016E16			
016F16			
017016			
017116			
017216			
017316			
017416			
017516			
017616			
017716			
017816	Input Function Select Register	IPS	0016
017916	Input Function Select Register A	IPSA	0016
017A16			
017B16			
017C16			
017D16 to 01DF16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<144-pin package>

Address	Register	Symbol	Value after RESET
03A016	Function Select Register A8	PS8	X000 0000 ₂
03A116	Function Select Register A9	PS9	0016
03A216			
03A316			
03A416			
03A516			
03A616			
03A716	Function Select Register D1	PSD1	X0XX XX00 ₂
03A816			
03A916			
03AA16			
03AB16			
03AC16	Function Select Register C2	PSC2	XXXX X00X ₂
03AD16	Function Select Register C3	PSC3	X0XX XXXX ₂
03AE16			
03AF16	Function Select Register C	PSC	00X0 0000 ₂
03B016	Function Select Register A0	PS0	0016
03B116	Function Select Register A1	PS1	0016
03B216	Function Select Register B0	PSL0	0016
03B316	Function Select Register B1	PSL1	0016
03B416	Function Select Register A2	PS2	00X0 0000 ₂
03B516	Function Select Register A3	PS3	0016
03B616	Function Select Register B2	PSL2	00X0 0000 ₂
03B716	Function Select Register B3	PSL3	0016
03B816			
03B916	Function Select Register A5	PS5	XXX0 0000 ₂
03BA16			
03BB16			
03BC16			
03BD16			
03BE16			
03BF16			
03C016	Port P6 Register	P6	XX16
03C116	Port P7 Register	P7	XX16
03C216	Port P6 Direction Register	PD6	0016
03C316	Port P7 Direction Register	PD7	0016
03C416	Port P8 Register	P8	XX16
03C516	Port P9 Register	P9	XX16
03C616	Port P8 Direction Register	PD8	00X0 0000 ₂
03C716	Port P9 Direction Register	PD9	0016
03C816	Port P10 Register	P10	XX16
03C916	Port P11 Register	P11	XX16
03CA16	Port P10 Direction Register	PD10	0016
03CB16	Port P11 Direction Register	PD11	XXX0 0000 ₂
03CC16	Port P12 Register	P12	XX16
03CD16	Port P13 Register	P13	XX16
03CE16	Port P12 Direction Register	PD12	0016
03CF16	Port P13 Direction Register	PD13	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

$V_{CC1}=V_{CC2}=5V$ **Table 5.3 Electrical Characteristics**(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -20 to 85°C, f(BCLK)=32MHz unless otherwise specified)

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
V _{OH}	Output High ("H") Voltage	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇	I _{OH} =-5mA	V _{CC2} -2.0		V _{CC2}	V	
		P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OH} =-5mA	V _{CC1} -2.0		V _{CC1}		
		P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇	I _{OH} =-200μA	V _{CC2} -0.3		V _{CC2}	V	
		P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OH} =-200μA	V _{CC1} -0.3		V _{CC1}		
		X _{OUT}	I _{OH} =-1mA	3.0		V _{CC1}	V	
		X _{COUT}	High Power	No load applied	2.5		V	
			Low Power	No load applied	1.6			
V _{OL}	Output Low ("L") Voltage	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OL} =5mA			2.0	V	
		P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	I _{OL} =200μA			0.45	V	
		X _{OUT}	I _{OL} =1mA			2.0	V	
		X _{COUT}	High Power	No load applied	0		V	
			Low Power	No load applied	0			
V _{T+} -V _{T-}	Hysteresis	HOLD, RDY, TA0 _{IN} -TA4 _{IN} , TB0 _{IN} -TB5 _{IN} , INT0-INT5, AD _{TRG} , CTS0-CTS4, CLK0-CLK4, TA0 _{OUT} -TA4 _{OUT} , NMI, KI0-KI3, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4		0.2		1.0	V	
		RESET		0.2		1.8	V	
I _{IH}	Input High ("H") Current	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾ , X _{IN} , RESET, CNV _{SS} , BYTE	V _I =5V			5.0	μA	
I _{IL}	Input Low ("L") Current	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾ , X _{IN} , RESET, CNV _{SS} , BYTE	V _I =0V			-5.0	μA	
R _{PULLUP}	Pull-up Resistance	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ , P4 ₀ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₂ -P7 ₇ , P8 ₀ -P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ -P9 ₇ , P10 ₀ -P10 ₇ , P11 ₀ -P11 ₄ , P12 ₀ -P12 ₇ , P13 ₀ -P13 ₇ , P14 ₀ -P14 ₆ , P15 ₀ -P15 ₇ ⁽¹⁾	V _I =0V	Flash Memory	30	50	167	kΩ
				Masked ROM	20	40	167	
R _{FXIN}	Feedback Resistance	X _{IN}				1.5	MΩ	
R _{FXCIN}	Feedback Resistance	X _{CIN}				10	MΩ	
V _{RAM}	RAM Standby Voltage	In stop mode		2.0			V	

NOTES:

1. P11 to P15 are provided in the 144-pin package only.

$V_{CC1}=V_{CC2}=5V$ **Switching Characteristics****($V_{CC1} = V_{CC2} = 4.2$ to $5.5V$, $V_{SS} = 0V$ at $T_{OPR} = -20$ to $85^{\circ}C$ unless otherwise specified)****Table 5.22 Memory Expansion Mode and Microprocessor Mode
(when accessing external memory space)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min.	Max.	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.2		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		-3		ns
th(RD-AD)	Address Output Hold Time (RD standard) ⁽³⁾		0		ns
th(WR-AD)	Address Output Hold Time (WR standard) ⁽³⁾		(Note 1)		ns
td(BCLK-CS)	Chip-Select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-Select Signal Output Hold Time (BCLK standard)		-3		ns
th(RD-CS)	Chip-Select Signal Output Hold Time (RD standard) ⁽³⁾		0		ns
th(WR-CS)	Chip-Select Signal Output Hold Time (WR standard) ⁽³⁾		(Note 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-RD)	RD Signal Output Hold Time		-5		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		-5		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 2)		ns
th(WR-DB)	Data Output Hold Time (WR standard) ⁽³⁾		(Note 1)		ns
tw(WR)	WR Output Width		(Note 2)		ns

NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency.

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$


$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles.

$$tw(WR) = \frac{10^9 \times n}{f(BCLK) \times 2} - 15 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n=(bx2)-1)$$

$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK)} - 20 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, m= b)$$

3. tc ns is added when recovery cycle is inserted.

$V_{CC1}=V_{CC2}=5V$ 

NOTES:


1. P11 to P15 are provided in the 144-pin package only.

Figure 5.2 P0 to P15 Measurement Circuit

Memory Expansion Mode and Microprocessor Mode
(when accessing an external memory space with the multiplexed bus)

V_{CC1}=V_{CC2}=5V

[Read Timing] (2φ + 2φ Bus Cycle)



NOTES:

1. Varies with operation frequency:

$$td(AD-ALE) = (tcyc/2 \times n-20) \text{ ns.min} \quad (\text{if external bus cycle is } a\phi + b\phi, n=a)$$


$$th(ALE-AD) = (tcyc/2 \times n-10) \text{ ns.min} \quad (\text{if external bus cycle is } a\phi + b\phi, n=a)$$

$$th(RD-AD) = (tcyc/2-10) \text{ ns.min}, th(RD-CS) = (tcyc/2-10) \text{ ns.min}$$

$$tac2(RD-DB) = (tcyc/2 \times m-35) \text{ ns.max} \quad (\text{if external bus cycle is } a\phi + b\phi, m=(b \times 2)-1)$$

$$tac2(AD-DB) = (tcyc/2 \times p-35) \text{ ns.max} \quad (\text{if external bus cycle is } a\phi + b\phi, p=((a+b-1) \times 2)+1)$$

[Write Timing] (2φ + 2φ Bus Cycle)



NOTES:

2. Varies with operation frequency:

$$td(AD-ALE) = (tcyc/2 \times n - 20) \text{ ns.min}$$

$$(\text{if external bus cycle is } a\phi + b\phi, n=a)$$

$$th(ALE-AD) = (tcyc/2 \times n - 10) \text{ ns.min}$$

$$(\text{if external bus cycle is } a\phi + b\phi, n=a)$$

$$th(WR-AD) = (tcyc/2-10) \text{ ns.min}$$

$$th(WR-CS) = (tcyc/2-10) \text{ ns.min}, th(WR-DB) = (tcyc/2-10) \text{ ns.min}$$

$$td(DB-WR) = (tcyc/2 \times m-25) \text{ ns.min}$$

$$(\text{if external bus cycle is } a\phi + b\phi, m=(b \times 2)-1)$$

Measurement Conditions:

- V_{CC1}=V_{CC2}=4.2 to 5.5V

- Input high and low voltage:
V_{IH}=2.5V, V_{IL}=0.8V

- Output high and low voltage:
V_{OH}=2.0V, V_{OL}=0.8V

$$tcyc = \frac{10^9}{f(BCLK)}$$

Figure 5.4 V_{CC1}=V_{CC2}=5V Timing Diagram (2)

$V_{CC1}=V_{CC2}=3.3V$

Table 5.25 A/D Conversion Characteristics ($V_{CC1}=V_{CC2}=AV_{CC}=V_{REF}=3.0$ to $3.6V$, $V_{SS}=AV_{SS}=0V$ at $T_{opr} = -20$ to $85^{\circ}C$, $f(BCLK) = 24MHz$ unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	$V_{REF}=V_{CC1}$			10	Bits
INL	Integral Nonlinearity Error	No S&H (8-bit)	$V_{CC1}=V_{CC2}=V_{REF}=3.3V$		± 2	LSB
DNL	Differential Nonlinearity Error	No S&H (8-bit)			± 1	LSB
-	Offset Error	No S&H (8-bit)			± 2	LSB
-	Gain Error	No S&H (8-bit)			± 2	LSB
R _{LADDER}	Resistor Ladder	$V_{REF}=V_{CC1}$	8	40	k Ω	
t _{CONV}	8-bit Conversion Time ^(1, 2)		6.1			μs
V _{REF}	Reference Voltage		3		V _{CC1}	V
V _{IA}	Analog Input Voltage		0		V _{REF}	V

S&H: Sample and Hold

NOTES:

1. Divide f(X_{IN}), if exceeding 10 MHz, to keep ϕ AD frequency at 10 MHz or less.
2. S&H not available.

Table 5.26 D/A Conversion Characteristics ($V_{CC1}=V_{CC2}=V_{REF}=3.0$ to $3.6V$, $V_{SS}=AV_{SS}=0V$ at $T_{opr} = -20$ to $85^{\circ}C$, $f(BCLK) = 24MHz$ unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t _{su}	Setup Time				3	μs
R _O	Output Resistance		4	10	20	k Ω
I _{VREF}	Reference Power Supply Input Current	(Note 1)			1.0	mA

NOTES:

1. Measurement results when using one D/A converter. The DAi register (i=0, 1) of the D/A converter, not being used, is set to "00₁₆". The resistor ladder in the A/D converter is excluded.
- I_{VREF} flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V_{REF} connection).

$V_{CC1}=V_{CC2}=3.3V$ **Timing Requirements****($V_{CC1}=V_{CC2}=3.0$ to $3.6V$, $V_{SS}=0V$ at $T_{opr} = -20$ to $85^{\circ}C$ unless otherwise specified)****Table 5.29 Timer A Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TA)	TAiIN Input Cycle Time	100		ns
tw(TAH)	TAiIN Input High ("H") Width	40		ns
tw(TAL)	TAiIN Input Low ("L") Width	40		ns

Table 5.30 Timer A Input (Gate Input in Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TA)	TAiIN Input Cycle Time	400		ns
tw(TAH)	TAiIN Input High ("H") Width	200		ns
tw(TAL)	TAiIN Input Low ("L") Width	200		ns

Table 5.31 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TA)	TAiIN Input Cycle Time	200		ns
tw(TAH)	TAiIN Input High ("H") Width	100		ns
tw(TAL)	TAiIN Input Low ("L") Width	100		ns

Table 5.32 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(TAH)	TAiIN Input High ("H") Width	100		ns
tw(TAL)	TAiIN Input Low ("L") Width	100		ns

Table 5.33 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(UP)	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAiOUT Input High ("H") Width	1000		ns
tw(UPL)	TAiOUT Input Low ("L") Width	1000		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	400		ns
th(TIN-UP)	TAiOUT Input Hold Time	400		ns

$V_{CC1}=V_{CC2}=3.3V$ **Timing Requirements****($V_{CC1}=V_{CC2}=3.0$ to $3.6V$, $V_{SS} = 0V$ at $T_{opr} = -20$ to $85^{\circ}C$ unless otherwise specified)****Table 5.34 Timer B Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time (counted on one edge)	100		ns
tw(TBH)	TBiN Input High ("H") Width (counted on one edge)	40		ns
tw(TBL)	TBiN Input Low ("L") Width (counted on one edge)	40		ns
tc(TB)	TBiN Input Cycle Time (counted on both edges)	200		ns
tw(TBH)	TBiN Input High ("H") Width (counted on both edges)	80		ns
tw(TBL)	TBiN Input Low ("L") Width (counted on both edges)	80		ns

Table 5.35 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Wdth	200		ns
tw(TBL)	TBiN Input Low ("L") Width	200		ns

Table 5.36 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Width	200		ns
tw(TBL)	TBiN Input Low ("L") Width	200		ns

Table 5.37 A/D Trigger Input


Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(AD)	AD _{TRG} Input Cycle Time (required for trigger)	1000		ns
tw(ADL)	AD _{TRG} Input Low ("L") Width	125		ns

Table 5.38 Serial I/O

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(CK)	CLK _i Input Cycle Time	200		ns
tw(CKH)	CLK _i Input High ("H") Width	100		ns
tw(CKL)	CLK _i Input Low ("L") Width	100		ns
td(C-Q)	TxD _i Output Delay Time		80	ns
th(C-Q)	TxD _i Hold Time	0		ns
tsu(D-C)	RxD _i Input Setup Time	30		ns
th(C-Q)	RxD _i Input Hold Time	90		ns

Table 5.39 External Interrupt INT_i Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	INT _i Input High ("H") Width	250		ns
tw(INL)	INT _i Input Low ("L") Width	250		ns

Figure 5.9 $V_{CC1}=V_{CC2}=3.3V$ Timing Diagram (3)

V_{CC1}=V_{CC2}=5V**Table 5.45 A/D Conversion Characteristics (V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -40 to 85°C (T version), f(BCLK)=32MHz unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	V _{REF} =V _{CC1}			10	Bits
INL	Integral Nonlinearity Error	V _{REF} =V _{CC1} =V _{CC2} =5V	AN ₀ to AN ₇ , AN ₀₀ to AN ₀₇ , AN ₂₀ to AN ₂₇ , AN ₁₅₀ to AN ₁₅₇ , ANEX ₀ , ANEX ₁		±3	LSB
			External op-amp connection mode		±7	LSB
DNL	Differential Nonlinearity Error				±1	LSB
-	Offset Error				±3	LSB
-	Gain Error				±3	LSB
R _{LADDER}	Resistor Ladder	V _{REF} =V _{CC1}	8		40	kΩ
t _{CONV}	10-bit Conversion Time ^(1, 2)		2.06			μs
t _{CONV}	8-bit Conversion Time ^(1, 2)		1.75			μs
t _{SAMP}	Sampling Time ⁽¹⁾		0.188			μs
V _{REF}	Reference Voltage		2		V _{CC1}	V
V _{IA}	Analog Input Voltage		0		V _{REF}	V

NOTES:

1. Divide f(X_{IN}), if exceeding 16 MHz, to keep φAD frequency at 16 MHz or less.
2. With using the sample and hold function.

Table 5.46 D/A Conversion Characteristics (V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -40 to 85°C (T version), f(BCLK)=32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t _{SU}	Setup Time				3	μs
R _O	Output Resistance		4	10	20	kΩ
I _{VREF}	Reference Power Supply Input Current	(Note 1)			1.5	mA

NOTES:

1. Measurement when using one D/A converter. The DAI register (i=0, 1) of the D/A converter, not being used, is set to "0010". The resistor ladder in the A/D converter is excluded.
- I_{VREF} flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V_{REF} connection).

REVISION HISTORY

M32C/85 Group (M32C/85, M32C/85T) Datasheet

Rev.	Date	Description	
		Page	Summary
0.30	Jul.18, 2003	–	New Document
0.40	Sep.30, 2003	2 to 3 5 6 7, 11, 12 10,14 16 to 18 17 18 19	<p>Overview</p> <ul style="list-style-type: none"> • Tables 1.1 and 1.2 M32C/85 Performance “Oscillator Stop Detect Function” added • Figure 1.2 ROM/RAM Capacity and Table 1.3. M32C/85 Group M30852ME-XXXGP and M30850ME-XXXGP/FP deleted • ROM capacity “192 Kbytes” deleted • Figures 1.4 to 1.6 Pin Assignments Note 2 added <ul style="list-style-type: none"> - VREF pin changed from analog input pins to control pins. - SDA0 to SDA4 pins changed from output pins to I/O pins. - TA4OUT changed from input pin to I/O pin. - TA4IN pin changed from output pin to input pin. - ISRxD1 pin modified to ISRxD0 pin in port P8. - DA0 and DA1 pins changed from input pins to output pins. - Symbol “P117” modified to “P114” and description from “8-bit” to “5-bit”. - Descriptions of ISTxD1 and BE1IN modified from “received data” to “transmit data”. <p>SFR</p> <p>- Notes written directly in the Tables.</p>
0.50	Feb.05, 2004	2, 3 23 24	<p>Overview</p> <ul style="list-style-type: none"> • Tables 1.1 and 1.2 M32C/85 Performance “Shortest Instruction Execution Time” and “Power Consumption” values modified <p>Memory</p> <ul style="list-style-type: none"> • Figure 3.1 Memory Map Diagram modified • SFR • “After RESET” values of PM 1, PM 2, D4INT, G0IRF, G1IRF, IDB0 to IDB1, TA0MR to TA4MR, TCSPR, DM0SL to DM3SL registers corrected • NOTES added to PM0 and TCSPR registers <p>Electrical Characteristics</p> <ul style="list-style-type: none"> • Newly added
0.51	Feb.09, 2004	52 59 60 70 71	<p>Electrical Characteristics</p> <ul style="list-style-type: none"> • Table 5.6 Flash Memory Version Electrical Characteristics Note 4 changed • Figure 5.2 Vcc1=Vcc2=5V Timing Diagram (1) Notes 1 and 2 changed • Figure 5.3 Vcc1=Vcc2=5V Timing Diagram (2) Notes 1, 2, and 3 changed • Figure 5.6 Vcc1=Vcc2=3.3V Timing Diagram (1) Notes 1, 2, and 3 changed • Figure 5.7 Vcc1=Vcc2=3.3V Timing Diagram (2) Notes 1 and 2 changed
0.52	Mar.12, 2004	2, 3	<p>Overview</p> <ul style="list-style-type: none"> • Table 1.1 and 1.2 M32C/85 Group Performance Value of Power Consumption modified

REVISION HISTORY

M32C/85 Group (M32C/85, M32C/85T) Datasheet

Rev.	Date	Description	
		Page	Summary
		50 52 63	Electrical Characteristics <ul style="list-style-type: none"> Table 5.3 Electrical Characteristics Maximum values for Power Supply Current modified Table 5.6 Flash Memory Version Electrical Characteristics Note 1. 100-cycle Products (D3, D5, U3, U5) deleted; Note 4 modified Table 5.7 Flash Memory Version Program and Erase Voltage and Read Operation Voltage Characteristics (at Topr=0 to 60°C) deleted Table 5.22 Electrical Characteristics Maximum values for Power Supply Consumption modified and standard values when "Topr=85°C while clock is stopped" deleted
1.00	Jun.01, 2004	-	M32C/85T (High-reliability version) added
		All Pages	Words standardized: On-chip oscillator, A/D converter and D/A converter
		1 2, 3 4 5 5, 6 6 7 12 8 to 10 13, 14 15 to 18	Overview <ul style="list-style-type: none"> 1.1 Applications Automobiles added Table 1.1 and Table 1.2 M32C/85 Group (M32C/85, M32C/85T) Performance M32C/85T added; note 3 added Figure 1.1 M32C/85 Group (M32C/85, M32C/85T) Block Diagram Note 3 added 1.4 Product Information Description modified Figure 1.2 ROM/RAM Capacity figure modified Table 1.3 M32C/85 Group M32C/85T added Figure 1.3 Product Numbering System M32C/85T added Figure 1.4 Pin Assignment for 144-Pin Package Note 3 added Figure 1.6 Pin Assignment for 100-Pin Pacakage Note 5 added Table 1.5 Pin Characteristics for 144-Pin Package Note 1 added Table 1.6 Pin Characteristics for 100-Pin Package Note 1 added Table 1.7 Pin Description Notes added
		22	Memory <ul style="list-style-type: none"> Figure 3.1 Memory Map Tables of internal ROM/internal RAM modified; note 2 modified; notes 4 and 5 added
		23 24	SFR <ul style="list-style-type: none"> Note 2 added PWCR0 and PWCR1 registers deleted "Values after RESET" of the masked ROM version added to the FMR0 register Note 1 added
		46 47	Electrical Characteristics <ul style="list-style-type: none"> Table 5.2 Recommended Operating Conditions f(ripple), V_{p-p(ripple)}, V_{CC}, SV_{CC} and note 1 deleted Table 5.3 Electrical Characteristics RPULLUP value for the masked ROM version added