



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	M32C/80
Core Size	16/32-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	320KB (320K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30853fwgp-u3

1. Overview

The M32C/85 group (M32C/85, M32C/85T) microcomputer is a single-chip control unit that utilizes high-performance silicon gate CMOS technology with the M32C/80 series CPU core. The M32C/85 group (M32C/85, M32C/85T) is available in 144-pin and 100-pin plastic molded LQFP/QFP packages.

With a 16-Mbyte address space, this microcomputer combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed.

It includes a multiplier and DMAC adequate for office automation, communication devices and industrial equipments, and other high-speed processing applications.

1.1 Applications

Automobiles, audio, cameras, office equipment, communications equipment, portable equipment, etc.

Table 1.2 M32C/85 Group (M32C/85, M32C/85T) Performance (100-Pin Package)

Characteristic		Performance	
		M32C/85	M32C/85T
CPU	Basic Instructions	108 instructions	
	Minimum Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V) 41.7 ns (f(BCLK)=24 MHz, Vcc1=3.0 V to 5.5 V)	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V)
	Operating Mode	Single-chip mode, Memory expansion mode and Microprocessor mode	Single-chip mode
	Address Space	16 Mbytes	
	Memory Capacity	See Table 1.3	
Peripheral Function	I/O Port	87 I/O pins and 1 input pin	
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit	
	Intelligent I/O	Time measurement function or Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing)	
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus ⁽¹⁾ , I ² C bus ⁽²⁾	
	CAN Module	2 channels Supporting CAN 2.0B specification	
	A/D Converter	10-bit A/D converter: 1 circuit, 26 channels	
	D/A Converter	8 bits x 2 channels	
	DMAC	4 channels	
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions	
	CRC Calculation Circuit	CRC-CCITT	
	X/Y Converter	16 bits x 16 bits	
	Watchdog Timer	15 bits x 1 channel (with prescaler)	
	Interrupt	39 internal and 8 external sources, 5 software sources Interrupt priority level: 7	
	Clock Generation Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally	
	Oscillation Stop Detect Function	Main clock oscillation stop detect function	
Electrical Characteristics	Voltage Detection Circuit	Available (optional)	Not available ⁽⁴⁾
	Supply Voltage	Vcc1=4.2 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=32 MHz) Vcc1=3.0 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=24 MHz)	Vcc1=Vcc2=4.2 V to 5.5 V, (f(BCLK)=32 MHz) ⁽³⁾
	Power Consumption	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 22 mA (Vcc1=Vcc2=3.3 V, f(BCLK)=24 MHz) 10µA (Vcc1=Vcc2=5 V, f(BCLK)=32 kHz, in wait mode)	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 10µA (Vcc1=Vcc2=5 V, f(BCLK)=32 kHz, in wait mode)
Flash Memory	Program/Erase Supply Voltage	3.3 V ± 0.3 V or 5.0 V ± 0.5 V	5.0 V ± 0.5 V
	Program and Erase Endurance	100 times (all space)	
Operating Ambient Temperature		-20 to 85°C -40 to 85°C (optional)	-40 to 85°C (T version)
Package		100-pin plastic molded LQFP/QFP	

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
3. The supply voltage of M32C/85T (High-reliability version) must be Vcc1=Vcc2.
4. The cold start-up/warm start-up determine function is available only at the user's option.

All options are on a request basis.

1.3 Block Diagram

Figure 1.1 shows a block diagram of the M32C/85 group (M32C/85, M32C/85T) microcomputer.




Figure 1.1 M32C/85 Group (M32C/85, M32C/85T) Block Diagram




Figure 1.2 Product Numbering System

Table 1.4 Pin Characteristics for 144-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin ⁽¹⁾
1		P96			TxD4/SDA4/SRx4/CAN1OUT		ANEX1	
2		P95			CLK4/CAN1IN/CAN1WU		ANEX0	
3		P94		TB4IN	CTS4/RTS4/SS4		DA1	
4		P93		TB3IN	CTS3/RTS3/SS3		DA0	
5		P92		TB2IN	TxD3/SDA3/SRx3D3			
6		P91		TB1IN	RxD3/SCL3/STxD3			
7		P90		TB0IN	CLK3			
8		P146						
9		P145						
10		P144						
11		P143				INPC17/OUTC17		
12		P142				INPC16/OUTC16		
13		P141				INPC15/OUTC15		
14		P140				INPC14/OUTC14		
15	BYTE							
16	CNVss							
17	XCIN	P87						
18	XCOUNT	P86						
19	RESET							
20	XOUT							
21	VSS							
22	XIN							
23	VCC1							
24		P85	NMI					
25		P84	INT2					
26		P83	INT1		CAN0IN/CAN1IN			
27		P82	INT0		CAN0OUT/CAN1OUT			
28		P81		TA4IN/Ü		INPC15/OUTC15		
29		P80		TA4OUT/U		ISRxD0		
30		P77		TA3IN	CAN0IN	INPC14/OUTC14/ISCLK0		
31		P76		TA3OUT	CAN0OUT	INPC13/OUTC13/ISTxD0		
32		P75		TA2IN/W		INPC12/OUTC12/ISRxD1/BE1IN		
33		P74		TA2OUT/W		INPC11/OUTC11/ISCLK1		
34		P73		TA1IN/V	CTS2/RTS2/SS2	INPC10/OUTC10/ISTxD1/BE1OUT		
35		P72		TA1OUT/V	CLK2			
36		P71		TB5IN/TA0IN	RxD2/SCL2/STxD2	INPC17/OUTC17		
37		P70		TA0OUT	TxD2/SDA2/SRx2D2	INPC16/OUTC16		
38		P67			TxD1/SDA1/SRx1D1			
39	VCC1							
40		P66			RxD1/SCL1/STxD1			
41	VSS							
42		P65			CLK1			
43		P64			CTS1/RTS1/SS1			
44		P63			TxD0/SDA0/SRx0D0			
45		P62			RxD0/SCL0/STxD0			
46		P61			CLK0			
47		P60			CTS0/RTS0/SS0			
48		P137						

NOTES:

1. Bus control pins in M32C/85T cannot be used.

Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)

Classification	Symbol	I/O Type	Supply Voltage	Function
Main Clock Input	XIN	I	Vcc1	I/O pins for the main clock oscillation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To apply external clock, apply it to XIN and leave XOUT open
Main Clock Output	XOUT	O	Vcc1	
Sub Clock Input	XCIN	I	Vcc1	I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT. To apply external clock, apply it to XCIN and leave XCOUT open
Sub Clock Output	XCOUT	O	Vcc1	
BCLK Output ⁽¹⁾	BCLK	O	Vcc2	Outputs BCLK signal
Clock Output	CLKOUT	O	Vcc2	Outputs the clock having the same frequency as fc, f8 or f32
INT Interrupt Input	INT0 to INT2 INT3 to INT5	I	Vcc1 Vcc2	Input pins for the INT interrupt
NMI Interrupt Input	NMI	I	Vcc1	Input pin for the NMI interrupt
Key Input Interrupt	K10 to K13	I	Vcc1	Input pins for the key input interrupt
Timer A	TA0OUT to TA4OUT	I/O	Vcc1	I/O pins for the timer A0 to A4 (TA0OUT is a pin for the N-channel open drain output.)
	TA0IN to TA4IN	I	Vcc1	Input pins for the timer A0 to A4
Timer B	TB0IN to TB5IN	I	Vcc1	Input pins for the timer B0 to B5
Three-phase Motor Control Timer Output	U, \bar{U} , V, \bar{V} , W, \bar{W}	O	Vcc1	Output pins for the three-phase motor control timer
Serial I/O	CTS0 to CTS4	I	Vcc1	Input pins for data transmission control
	RTS0 to RTS4	O	Vcc1	Output pins for data reception control
	CLK0 to CLK4	I/O	Vcc1	Inputs and outputs the transfer clock
	RxD0 to RxD4	I	Vcc1	Inputs serial data
	TxD0 to TxD4	O	Vcc1	Outputs serial data (TxD2 is a pin for the N-channel open drain output.)
I ² C Mode	SDA0 to SDA4	I/O	Vcc1	Inputs and outputs serial data (SDA2 is a pin for the N-channel open drain output.)
	SCL0 to SCL4			Inputs and outputs the transfer clock (SCL2 is a pin for the N-channel open drain output.)
Serial I/O Special Function	STxD0 to STxD4	O	Vcc1	Outputs serial data when slave mode is selected (STxD2 is a pin for the N-channel open drain output.)
	SRxD0 to SRxD4	I		Inputs serial data when slave mode is selected
	SS0 to SS4	I	Vcc1	Input pins to control serial I/O special function

I : Input O : Output I/O : Input and output

NOTES:

1. Bus control pins in M32C/85T cannot be used.

4. Special Function Registers (SFR)

Address	Register	Symbol	Value after RESET
000016			
000116			
000216			
000316			
000416	Processor Mode Register ⁽¹⁾	PM0	1000 0000 ₂ (CNVss pin ="L") 0000 0011 ₂ (CNVss pin ="H")
000516	Processor Mode Register 1	PM1	0016
000616	System Clock Control Register 0	CM0	0000 1000 ₂
000716	System Clock Control Register 1	CM1	0010 0000 ₂
000816			
000916	Address Match Interrupt Enable Register	AIER	0016
000A16	Protect Register	PRCR	XXXX 0000 ₂
000B16	External Data Bus Width Control Register ⁽²⁾	DS	XXXX 1000 ₂ (BYTE pin ="L") XXXX 0000 ₂ (BYTE pin ="H")
000C16	Main Clock Division Register	MCD	XXX0 1000 ₂
000D16	Oscillation Stop Detection Register	CM2	0016
000E16	Watchdog Timer Start Register	WDTS	XX16
000F16	Watchdog Timer Control Register	WDC	000X XXXX ₂
001016			
001116	Address Match Interrupt Register 0	RMAD0	00000016
001216			
001316	Processor Mode Register 2	PM2	0016
001416			
001516	Address Match Interrupt Register 1	RMAD1	00000016
001616			
001716	Voltage Detection Register 2 ⁽²⁾	VCR2	0016
001816			
001916	Address Match Interrupt Register 2	RMAD2	00000016
001A16			
001B16	Voltage Detection Register 1 ⁽²⁾	VCR1	0000 1000 ₂
001C16			
001D16	Address Match Interrupt Register 3	RMAD3	00000016
001E16			
001F16			
002016			
002116			
002216			
002316			
002416			
002516			
002616	PLL Control Register 0	PLC0	0001 X010 ₂
002716	PLL Control Register 1	PLC1	000X 0000 ₂
002816			
002916	Address Match Interrupt Register 4	RMAD4	00000016
002A16			
002B16			
002C16			
002D16	Address Match Interrupt Register 5	RMAD5	00000016
002E16			
002F16	Low Voltage Detection Interrupt Register ⁽²⁾	D4INT	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

- The PM01 and PM00 bits in the PM0 register maintain values set before reset, even after software reset or watchdog timer reset has been performed.
- These registers in M32C/85T cannot be used.

Address	Register	Symbol	Value after RESET
026016	CAN1 Message Slot Buffer 0 Standard ID0	C1SLOT0_0	XX16
026116	CAN1 Message Slot Buffer 0 Standard ID1	C1SLOT0_1	XX16
026216	CAN1 Message Slot Buffer 0 Extended ID0	C1SLOT0_2	XX16
026316	CAN1 Message Slot Buffer 0 Extended ID1	C1SLOT0_3	XX16
026416	CAN1 Message Slot Buffer 0 Extended ID2	C1SLOT0_4	XX16
026516	CAN1 Message Slot Buffer 0 Data Length Code	C1SLOT0_5	XX16
026616	CAN1 Message Slot Buffer 0 Data 0	C1SLOT0_6	XX16
026716	CAN1 Message Slot Buffer 0 Data 1	C1SLOT0_7	XX16
026816	CAN1 Message Slot Buffer 0 Data 2	C1SLOT0_8	XX16
026916	CAN1 Message Slot Buffer 0 Data 3	C1SLOT0_9	XX16
026A16	CAN1 Message Slot Buffer 0 Data 4	C1SLOT0_10	XX16
026B16	CAN1 Message Slot Buffer 0 Data 5	C1SLOT0_11	XX16
026C16	CAN1 Message Slot Buffer 0 Data 6	C1SLOT0_12	XX16
026D16	CAN1 Message Slot Buffer 0 Data 7	C1SLOT0_13	XX16
026E16	CAN1 Message Slot Buffer 0 Time Stamp High-Order	C1SLOT0_14	XX16
026F16	CAN1 Message Slot Buffer 0 Time Stamp Low-Order	C1SLOT0_15	XX16
027016	CAN1 Message Slot Buffer 1 Standard ID0	C1SLOT1_0	XX16
027116	CAN1 Message Slot Buffer 1 Standard ID1	C1SLOT1_1	XX16
027216	CAN1 Message Slot Buffer 1 Extended ID0	C1SLOT1_2	XX16
027316	CAN1 Message Slot Buffer 1 Extended ID1	C1SLOT1_3	XX16
027416	CAN1 Message Slot Buffer 1 Extended ID2	C1SLOT1_4	XX16
027516	CAN1 Message Slot Buffer 1 Data Length Code	C1SLOT1_5	XX16
027616	CAN1 Message Slot Buffer 1 Data 0	C1SLOT1_6	XX16
027716	CAN1 Message Slot Buffer 1 Data 1	C1SLOT1_7	XX16
027816	CAN1 Message Slot Buffer 1 Data 2	C1SLOT1_8	XX16
027916	CAN1 Message Slot Buffer 1 Data 3	C1SLOT1_9	XX16
027A16	CAN1 Message Slot Buffer 1 Data 4	C1SLOT1_10	XX16
027B16	CAN1 Message Slot Buffer 1 Data 5	C1SLOT1_11	XX16
027C16	CAN1 Message Slot Buffer 1 Data 6	C1SLOT1_12	XX16
027D16	CAN1 Message Slot Buffer 1 Data 7	C1SLOT1_13	XX16
027E16	CAN1 Message Slot Buffer 1 Time Stamp High-Order	C1SLOT1_14	XX16
027F16	CAN1 Message Slot Buffer 1 Time Stamp Low-Order	C1SLOT1_15	XX16
028016	CAN1 Control Register 0	C1CTRL0	XX01 0X012 ⁽¹⁾ XXXX 00002 ⁽¹⁾
028116			
028216	CAN1 Status Register	C1STR	0000 00002 ⁽¹⁾ X000 0X012 ⁽¹⁾
028316			
028416	CAN1 Extended ID Register	C1IDR	0016 ⁽¹⁾ 0016 ⁽¹⁾
028516			
028616	CAN1 Configuration Register	C1CONR	0000 XXXX2 ⁽¹⁾ 0000 00002 ⁽¹⁾
028716			
028816	CAN1 Time Stamp Register	C1TSR	0016 ⁽¹⁾ 0016 ⁽¹⁾
028916			
028A16	CAN1 Transmit Error Count Register	C1TEC	0016 ⁽¹⁾
028B16	CAN1 Receive Error Count Register	C1REC	0016 ⁽¹⁾
028C16			
028D16	CAN1 Slot Interrupt Status Register	C1SISTR	0016 ⁽¹⁾ 0016 ⁽¹⁾
028E16			
028F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

- Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and supplying the clock to the CAN module.

Address	Register	Symbol	Value after RESET
029016	CAN1 Slot Interrupt Mask Register	C1SIMKR	0016
029116			0016
029216			
029316			
029416	CAN1 Error Interrupt Mask Register	C1EIMKR	XXXX X0002 ⁽²⁾
029516	CAN1 Error Interrupt Status Register	C1EISTR	XXXX X0002 ⁽²⁾
029616	CAN1 Error Factor Register	C1EFR	0016 ⁽²⁾
029716	CAN1 Baud Rate Prescaler	C1BRP	0000 00012 ⁽²⁾
029816			
029916	CAN1 Mode Register	C1MDR	XXXX XX002 ⁽²⁾
029A16			
029B16			
029C16			
029D16			
029E16			
029F16			
02A016	CAN1 Single Shot Control Register	C1SSCTRLR	0016 ⁽²⁾
02A116			0016 ⁽²⁾
02A216			
02A316			
02A416	CAN1 Single Shot Status Register	C1SSSTR	0016 ⁽²⁾
02A516			0016 ⁽²⁾
02A616			
02A716			
02A816	CAN1 Global Mask Register Standard ID0	C1GMR0	XXX0 00002 ⁽²⁾
02A916	CAN1 Global Mask Register Standard ID1	C1GMR1	XX00 00002 ⁽²⁾
02AA16	CAN1 Global Mask Register Extended ID0	C1GMR2	XXXX 00002 ⁽²⁾
02AB16	CAN1 Global Mask Register Extended ID1	C1GMR3	0016 ⁽²⁾
02AC16	CAN1 Global Mask Register Extended ID2	C1GMR4	XX00 00002 ⁽²⁾
02AD16			
02AE16			
02AF16			
02B016	CAN1 Message Slot 0 Control Register / CAN1 Local Mask Register A Standard ID0	C1MCTL0/ C1LMAR0	0000 00002 ⁽²⁾ XXX0 00002 ⁽²⁾
02B116	CAN1 Message Slot 1 Control Register / CAN1 Local Mask Register A Standard ID1	C1MCTL1/ C1LMAR1	0000 00002 ⁽²⁾ XX00 00002 ⁽²⁾
02B216	CAN1 Message Slot 2 Control Register / CAN1 Local Mask Register A Extended ID0	C1MCTL2/ C1LMAR2	0000 00002 ⁽²⁾ XXXX 00002 ⁽²⁾
02B316	CAN1 Message Slot 3 Control Register / CAN1 Local Mask Register A Extended ID1	C1MCTL3/ C1LMAR3	0016 ⁽²⁾ 0016 ⁽²⁾
02B416	CAN1 Message Slot 4 Control Register / CAN1 Local Mask Register A Extended ID2	C1MCTL4/ C1LMAR4	0000 00002 ⁽²⁾ XX00 00002 ⁽²⁾
02B516	CAN1 Message Slot 5 Control Register	C1MCTL5	0016 ⁽²⁾
02B616	CAN1 Message Slot 6 Control Register	C1MCTL6	0016 ⁽²⁾
02B716	CAN1 Message Slot 7 Control Register	C1MCTL7	0016 ⁽²⁾
02B816	CAN1 Message Slot 8 Control Register / CAN1 Local Mask Register B Standard ID0	C1MCTL8/ C1LMBR0	0000 00002 ⁽²⁾ XXX0 00002 ⁽²⁾
02B916	CAN1 Message Slot 9 Control Register / CAN1 Local Mask Register B Standard ID1	C1MCTL9/ C1LMBR1	0000 00002 ⁽²⁾ XX00 00002 ⁽²⁾

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C1CTLR1 register switches functions for addresses 02A016 to 02BF16.
2. Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and applying the clock to the CAN module.

<100-pin package>

Address	Register	Symbol	Value after RESET
03A016			
03A116			
03A216			
03A316			
03A416			
03A516			
03A616			
03A716	Function Select Register D1	PSD1	X0XX XX002
03A816			
03A916			
03AA16			
03AB16			
03AC16	Function Select Register C2	PSC2	XXXX X00X2
03AD16	Function Select Register C3	PSC3	X0XX XXXX2
03AE16			
03AF16	Function Select Register C	PSC	00X0 00002
03B016	Function Select Register A0	PS0	0016
03B116	Function Select Register A1	PS1	0016
03B216	Function Select Register B0	PSL0	0016
03B316	Function Select Register B1	PSL1	0016
03B416	Function Select Register A2	PS2	00X0 00002
03B516	Function Select Register A3	PS3	0016
03B616	Function Select Register B2	PSL2	00X0 00002
03B716	Function Select Register B3	PSL3	0016
03B816			
03B916			
03BA16			
03BB16			
03BC16			
03BD16			
03BE16			
03BF16			
03C016	Port P6 Register	P6	XX16
03C116	Port P7 Register	P7	XX16
03C216	Port P6 Direction Register	PD6	0016
03C316	Port P7 Direction Register	PD7	0016
03C416	Port P8 Register	P8	XX16
03C516	Port P9 Register	P9	XX16
03C616	Port P8 Direction Register	PD8	00X0 00002
03C716	Port P9 Direction Register	PD9	0016
03C816	Port P10 Register	P10	XX16
03C916			
03CA16	Port P10 Direction Register	PD10	0016
03CB16	Set default value to "FF16"		
03CC16			
03CD16			
03CE16	Set default value to "FF16"		
03CF16	Set default value to "FF16"		

X: Indeterminate

Blank spaces are reserved. No access is allowed.

$V_{CC1}=V_{CC2}=5V$ **Table 5.3 Electrical Characteristics (Continued)**(V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -20 to 85°C, f(BCLK)=32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit	
			Min.	Typ.	Max.		
I _{CC}	Power Supply Current	In single-chip mode, output pins are left open and other pins are connected to V _{SS} .	f(BCLK)=32 MHz, Square wave, No division		28	45	mA
			f(BCLK)=32 kHz, In low-power consumption mode, Program running on ROM	Flash Memory	430		μA
				Masked ROM	25		μA
			f(BCLK)=32 kHz, In low-power consumption mode, Program running on RAM ⁽¹⁾		25		μA
			f(BCLK)=32 kHz, In wait mode, T _{OPR} =25°C		10		μA
			While clock stops, T _{OPR} =25°C		0.8	5	μA
			While clock stops, T _{OPR} =85°C			50	μA

NOTES:

1. Value is obtained when setting the FMSTP bit in the FMRO register to "1" (flash memory stopped).

$V_{CC1}=V_{CC2}=5V$ **Switching Characteristics****($V_{CC1} = V_{CC2} = 4.2$ to $5.5V$, $V_{SS} = 0V$ at $T_{OPR} = -20$ to $85^{\circ}C$ unless otherwise specified)****Table 5.22 Memory Expansion Mode and Microprocessor Mode
(when accessing external memory space)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min.	Max.	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.2		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		-3		ns
th(RD-AD)	Address Output Hold Time (RD standard) ⁽³⁾		0		ns
th(WR-AD)	Address Output Hold Time (WR standard) ⁽³⁾		(Note 1)		ns
td(BCLK-CS)	Chip-Select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-Select Signal Output Hold Time (BCLK standard)		-3		ns
th(RD-CS)	Chip-Select Signal Output Hold Time (RD standard) ⁽³⁾		0		ns
th(WR-CS)	Chip-Select Signal Output Hold Time (WR standard) ⁽³⁾		(Note 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-RD)	RD Signal Output Hold Time		-5		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		-5		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 2)		ns
th(WR-DB)	Data Output Hold Time (WR standard) ⁽³⁾		(Note 1)		ns
tw(WR)	WR Output Width		(Note 2)		ns

NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency.

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles.

$$tw(WR) = \frac{10^9 \times n}{f(BCLK) \times 2} - 15 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n=(bx2)-1)$$


$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK)} - 20 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, m= b)$$

3. tc ns is added when recovery cycle is inserted.

Memory Expansion Mode and Microprocessor Mode
(when accessing an external memory space with the multiplexed bus)

V_{CC1}=V_{CC2}=5V

[Read Timing] (2φ + 2φ Bus Cycle)



NOTES:

1. Varies with operation frequency:

$$td(AD-ALE) = (tcyc/2 \times n-20) \text{ ns.min} \quad (\text{if external bus cycle is } a\phi + b\phi, n=a)$$


$$th(ALE-AD) = (tcyc/2 \times n-10) \text{ ns.min} \quad (\text{if external bus cycle is } a\phi + b\phi, n=a)$$

$$th(RD-AD) = (tcyc/2-10) \text{ ns.min}, th(RD-CS) = (tcyc/2-10) \text{ ns.min}$$

$$tac2(RD-DB) = (tcyc/2 \times m-35) \text{ ns.max} \quad (\text{if external bus cycle is } a\phi + b\phi, m=(b \times 2)-1)$$

$$tac2(AD-DB) = (tcyc/2 \times p-35) \text{ ns.max} \quad (\text{if external bus cycle is } a\phi + b\phi, p=((a+b-1) \times 2)+1)$$

[Write Timing] (2φ + 2φ Bus Cycle)



NOTES:

2. Varies with operation frequency:

$$td(AD-ALE) = (tcyc/2 \times n - 20) \text{ ns.min}$$

$$(\text{if external bus cycle is } a\phi + b\phi, n=a)$$

$$th(ALE-AD) = (tcyc/2 \times n - 10) \text{ ns.min}$$

$$(\text{if external bus cycle is } a\phi + b\phi, n=a)$$

$$th(WR-AD) = (tcyc/2-10) \text{ ns.min}$$

$$th(WR-CS) = (tcyc/2-10) \text{ ns.min}, th(WR-DB) = (tcyc/2-10) \text{ ns.min}$$

$$td(DB-WR) = (tcyc/2 \times m-25) \text{ ns.min}$$

$$(\text{if external bus cycle is } a\phi + b\phi, m=(b \times 2)-1)$$

Measurement Conditions:


- V_{CC1}=V_{CC2}=4.2 to 5.5V


- Input high and low voltage:
V_{IH}=2.5V, V_{IL}=0.8V


- Output high and low voltage:
V_{OH}=2.0V, V_{OL}=0.8V

$$tcyc = \frac{10^9}{f(BCLK)}$$

Figure 5.4 V_{CC1}=V_{CC2}=5V Timing Diagram (2)

Figure 5.6 $V_{CC1}=V_{CC2}=5V$ Timing Diagram (4)

Figure 5.7 $V_{CC1}=V_{CC2}=3.3V$ Timing Diagram (1)

**Figure 5.8 Vcc1=Vcc2=3.3V Timing Diagram (2)**

V_{CC1}=V_{CC2}=5V

Table 5.45 A/D Conversion Characteristics (V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -40 to 85°C (T version), f(BCLK)=32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	V _{REF} =V _{CC1}			10	Bits
INL	Integral Nonlinearity Error	V _{REF} =V _{CC1} =V _{CC2} =5V	AN ₀ to AN ₇ , AN ₀₀ to AN ₀₇ , AN ₂₀ to AN ₂₇ , AN ₁₅₀ to AN ₁₅₇ , ANEX ₀ , ANEX ₁		±3	LSB
			External op-amp connection mode		±7	LSB
DNL	Differential Nonlinearity Error				±1	LSB
-	Offset Error				±3	LSB
-	Gain Error				±3	LSB
R _{LADDER}	Resistor Ladder	V _{REF} =V _{CC1}	8		40	kΩ
t _{CONV}	10-bit Conversion Time ^(1, 2)		2.06			μs
t _{CONV}	8-bit Conversion Time ^(1, 2)		1.75			μs
t _{SAMP}	Sampling Time ⁽¹⁾		0.188			μs
V _{REF}	Reference Voltage		2		V _{CC1}	V
V _{IA}	Analog Input Voltage		0		V _{REF}	V

NOTES:

1. Divide f(X_{IN}), if exceeding 16 MHz, to keep φAD frequency at 16 MHz or less.
2. With using the sample and hold function.

Table 5.46 D/A Conversion Characteristics (V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS}=0V at T_{OPR}= -40 to 85°C (T version), f(BCLK)=32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t _{SU}	Setup Time				3	μs
R _O	Output Resistance		4	10	20	kΩ
I _{VREF}	Reference Power Supply Input Current	(Note 1)			1.5	mA

NOTES:

1. Measurement when using one D/A converter. The DAI register (i=0, 1) of the D/A converter, not being used, is set to "0010". The resistor ladder in the A/D converter is excluded.
- I_{VREF} flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V_{REF} connection).

VCC1=VCC2=5V

Timing Requirements

(VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr= -40 to 85°C (T version) unless otherwise specified)

Table 5.49 External Clock Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc	External Clock Input Cycle Time	31.25		ns
tw(H)	External Clock Input High ("H") Width	13.75		ns
tw(L)	External Clock Input Low ("L") Width	13.75		ns
tr	External Clock Rise Time		5	ns
tf	External Clock Fall Time		5	ns

REVISION HISTORY

M32C/85 Group (M32C/85, M32C/85T) Datasheet

Rev.	Date	Description	
		Page	Summary
0.30	Jul.18, 2003	–	New Document
0.40	Sep.30, 2003	2 to 3 5 6 7, 11, 12 10,14 16 to 18 17 18 19	<p>Overview</p> <ul style="list-style-type: none"> • Tables 1.1 and 1.2 M32C/85 Performance “Oscillator Stop Detect Function” added • Figure 1.2 ROM/RAM Capacity and Table 1.3. M32C/85 Group M30852ME-XXXGP and M30850ME-XXXGP/FP deleted • ROM capacity “192 Kbytes” deleted • Figures 1.4 to 1.6 Pin Assignments Note 2 added <ul style="list-style-type: none"> - VREF pin changed from analog input pins to control pins. - SDA0 to SDA4 pins changed from output pins to I/O pins. - TA4OUT changed from input pin to I/O pin. - TA4IN pin changed from output pin to input pin. - ISRxD1 pin modified to ISRxD0 pin in port P8. - DA0 and DA1 pins changed from input pins to output pins. - Symbol “P117” modified to “P114” and description from “8-bit” to “5-bit”. - Descriptions of ISTxD1 and BE1IN modified from “received data” to “transmit data”. <p>SFR</p> <p>- Notes written directly in the Tables.</p>
0.50	Feb.05, 2004	2, 3 23 24	<p>Overview</p> <ul style="list-style-type: none"> • Tables 1.1 and 1.2 M32C/85 Performance “Shortest Instruction Execution Time” and “Power Consumption” values modified <p>Memory</p> <ul style="list-style-type: none"> • Figure 3.1 Memory Map Diagram modified • SFR • “After RESET” values of PM 1, PM 2, D4INT, G0IRF, G1IRF, IDB0 to IDB1, TA0MR to TA4MR, TCSPR, DM0SL to DM3SL registers corrected • NOTES added to PM0 and TCSPR registers <p>Electrical Characteristics</p> <ul style="list-style-type: none"> • Newly added
0.51	Feb.09, 2004	52 59 60 70 71	<p>Electrical Characteristics</p> <ul style="list-style-type: none"> • Table 5.6 Flash Memory Version Electrical Characteristics Note 4 changed • Figure 5.2 Vcc1=Vcc2=5V Timing Diagram (1) Notes 1 and 2 changed • Figure 5.3 Vcc1=Vcc2=5V Timing Diagram (2) Notes 1, 2, and 3 changed • Figure 5.6 Vcc1=Vcc2=3.3V Timing Diagram (1) Notes 1, 2, and 3 changed • Figure 5.7 Vcc1=Vcc2=3.3V Timing Diagram (2) Notes 1 and 2 changed
0.52	Mar.12, 2004	2, 3	<p>Overview</p> <ul style="list-style-type: none"> • Table 1.1 and 1.2 M32C/85 Group Performance Value of Power Consumption modified

REVISION HISTORY

M32C/85 Group (M32C/85, M32C/85T) Datasheet

Rev.	Date	Description	
		Page	Summary
		49 50 52 57 63 61 64 65 68 69 74	<ul style="list-style-type: none"> Table 5.3 Electrical Characteristics Maximum Icc value modified Table 5.4 A/D Conversion Characteristics tSMP value modified; note 1 added Table 5.7 Low Voltage Detect Circuit Electrical Characteristics added Table 5.8 Power Supply Timing added Figure 5.1 Power Supply Timing Diagram added Table 5.23 Memory Expansion Mode and Microprocessor Mode th(BCLK-ALE) value modified Table 5.24 Electrical Characteristics Maximum Icc value modified Table 5.24 Electrical Characteristics RPULLUP value for the masked ROM version added Table 5.25 A/D Conversion Characteristics tCONV value modified Table 5.28 Memory Expansion Mode and Microprocessor Mode tsu(DB-BCLK), tsu(RDY-BCLK) and tsu(HOLD-BCLK) value modified Table 5.40 Memory Expansion Mode and Microprocessor Mode equation of th(WR-DB) modified Table 5.41 Memory Expansion Mode and Microprocessor Mode th(BCLK-ALE) value modified; equation of th(WR-DB) modified 5.2 Electrical Characteristics (M32C/85T) added
1.10	Jun.28, 2004	- 5 6	<p>High-reliability version (U version) deleted</p> <p>Overview</p> <ul style="list-style-type: none"> Table 1.3 M32C/85 Group (1) (2) development status modified Figure 1.2 Product Numbering System figure modified
1.20	Mar.30, 2005	24 27 29 37 43	<p>Memory</p> <ul style="list-style-type: none"> Figure 3.1 Memory Map A sentence added to Note 3 <p>SFR</p> <ul style="list-style-type: none"> Value after reset of the RLVL register revised Value after reset of the G0RB register revised Value after reset of the G1BCR1 register revised Value after reset of the G1RB register revised Value after reset of the IDB0 register revised Value after reset of the IDB1 register revised Value after reset of the PSC register revised
		49 51 52 60 63	<p>Electrical Characteristics</p> <ul style="list-style-type: none"> Table 5.3 Electrical Characteristics ICC standard value revised Table 5.6 Flash Memory Electrical Characteristics Topr value modified Table 5.7 Voltage Detection Circuit Electrical Characteristics VCC1 value modified Figure 5.4 VCC1=VCC2=5V Timing Diagram (2) Diagram modified Table 5.24 Electrical Characteristics ICC standard value revised