



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	M32C/80
Core Size	16/32-Bit
Speed	32MHz
Connectivity	CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART
Peripherals	DMA, WDT
Number of I/O	121
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 34x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LFQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m30855fhgp-u5">https://www.e-xfl.com/product-detail/renesas-electronics-america/m30855fhgp-u5</a>

## 1.2 Performance Overview

Tables 1.1 and 1.2 list performance overview of the M32C/85 group (M32C/85, M32C/85T).

**Table 1.1 M32C/85 Group (M32C/85, M32C/85T) Performance (144-Pin Package)**

Characteristic		Performance	
		M32C/85	M32C/85T
CPU	Basic Instructions	108 instructions	
	Minimum Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V) 41.7 ns (f(BCLK)=24 MHz, Vcc1=3.0 V to 5.5 V)	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V)
	Operating Mode	Single-chip mode, Memory expansion mode and Microprocessor mode	
	Address Space	16 Mbytes	
	Memory Capacity	See Table 1.3	
Peripheral Function	I/O Port	123 I/O pins and 1 input pin	
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit	
	Intelligent I/O	Time measurement function or Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing)	
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus <sup>(1)</sup> , I <sup>2</sup> C bus <sup>(2)</sup>	
	CAN Module	2 channels Supporting CAN 2.0B specification	
	A/D Converter	10-bit A/D converter: 1 circuit, 34 channels	
	D/A Converter	8 bits x 2 channels	
	DMAC	4 channels	
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions	
	CRC Calculation Circuit	CRC-CCITT	
	X/Y Converter	16 bits x 16 bits	
	Watchdog Timer	15 bits x 1 channel (with prescaler)	
	Interrupt	39 internal and 8 external sources, 5 software sources Interrupt priority level: 7	
	Clock Generation Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally	
Electrical Characteristics	Oscillation Stop Detect Function	Main clock oscillation stop detect function	
	Voltage Detection Circuit	Available (optional)	Not available <sup>(4)</sup>
	Supply Voltage	Vcc1=4.2 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=32 MHz) Vcc1=3.0 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=24 MHz)	Vcc1=Vcc2=4.2 V to 5.5 V, (f(BCLK)=32 MHz) <sup>(3)</sup>
	Power Consumption	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 22 mA (Vcc1=Vcc2=3.3 V, f(BCLK)=24 MHz) 10µA (Vcc1=Vcc2=5 V, f(BCLK)=32 kHz, in wait mode)	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 10µA (Vcc1=Vcc2=5 V, f(BCLK)=32 kHz, in wait mode)
Flash Memory	Program/Erase Supply Voltage	3.3 V ± 0.3 V or 5.0 V ± 0.5 V	5.0 V ± 0.5 V
	Program and Erase Endurance	100 times (all space)	
Operating Ambient Temperature		-20 to 85°C -40 to 85°C (optional)	-40 to 85°C (T version)
Package		144-pin plastic molded LQFP	

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
3. The supply voltage of M32C/85T (High-reliability version) must be Vcc1=Vcc2.
4. The cold start-up/warm start-up determine function is available only at the user's option.

All options are on a request basis.

**Table 1.4 Pin Characteristics for 144-Pin Package**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin <sup>(1)</sup>
1		P96			TxD4/SDA4/SRx4/CAN1OUT		ANEX1	
2		P95			CLK4/CAN1IN/CAN1WU		ANEX0	
3		P94		TB4IN	CTS4/RTS4/SS4		DA1	
4		P93		TB3IN	CTS3/RTS3/SS3		DA0	
5		P92		TB2IN	TxD3/SDA3/SRx3D3			
6		P91		TB1IN	RxD3/SCL3/STxD3			
7		P90		TB0IN	CLK3			
8		P146						
9		P145						
10		P144						
11		P143				INPC17/OUTC17		
12		P142				INPC16/OUTC16		
13		P141				INPC15/OUTC15		
14		P140				INPC14/OUTC14		
15	BYTE							
16	CNVss							
17	XCIN	P87						
18	XCOUNT	P86						
19	RESET							
20	XOUT							
21	VSS							
22	XIN							
23	VCC1							
24		P85	NMI					
25		P84	INT2					
26		P83	INT1		CAN0IN/CAN1IN			
27		P82	INT0		CAN0OUT/CAN1OUT			
28		P81		TA4IN/Ü		INPC15/OUTC15		
29		P80		TA4OUT/U		ISRxD0		
30		P77		TA3IN	CAN0IN	INPC14/OUTC14/ISCLK0		
31		P76		TA3OUT	CAN0OUT	INPC13/OUTC13/ISTxD0		
32		P75		TA2IN/W		INPC12/OUTC12/ISRxD1/BE1IN		
33		P74		TA2OUT/W		INPC11/OUTC11/ISCLK1		
34		P73		TA1IN/V	CTS2/RTS2/SS2	INPC10/OUTC10/ISTxD1/BE1OUT		
35		P72		TA1OUT/V	CLK2			
36		P71		TB5IN/TA0IN	RxD2/SCL2/STxD2	INPC17/OUTC17		
37		P70		TA0OUT	TxD2/SDA2/SRx2D2	INPC16/OUTC16		
38		P67			TxD1/SDA1/SRx1D1			
39	VCC1							
40		P66			RxD1/SCL1/STxD1			
41	VSS							
42		P65			CLK1			
43		P64			CTS1/RTS1/SS1			
44		P63			TxD0/SDA0/SRx0D0			
45		P62			RxD0/SCL0/STxD0			
46		P61			CLK0			
47		P60			CTS0/RTS0/SS0			
48		P137						

NOTES:

1. Bus control pins in M32C/85T cannot be used.




Figure 1.5 Pin Assignment for 100-Pin Package

**Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)**

Classification	Symbol	I/O Type	Supply Voltage	Function
Reference Voltage Input	VREF	I	-	Applies reference voltage to the A/D converter and D/A converter
A/D Converter	AN0 to AN7	I	Vcc1	Analog input pins for the A/D converter
	AN00 to AN07			
	AN20 to AN27			
	ADTRG	I	Vcc1	Input pin for an external A/D trigger
D/A Converter	ANEX0	I/O	Vcc1	Extended analog input pin for the A/D converter and output pin in external op-amp connection mode
	ANEX1	I	Vcc1	Extended analog input pin for the A/D converter
D/A Converter	DA0, DA1	O	Vcc1	Output pin for the D/A converter
Intelligent I/O	INPC10 to INPC13	I	Vcc1/Vcc2 <sup>(1)</sup>	Input pins for the time measurement function
	INPC14 to INPC17		Vcc1	
	OUTC10 to OUTC13	O	Vcc1/Vcc2 <sup>(1)</sup>	Output pins for the waveform generating function
	OUTC14 to OUTC17		Vcc1	(OUTC16 and OUTC17 assigned to P70 and P71 are pins for the N-channel open drain output.)
	ISCLK0	I/O	Vcc1	Inputs and outputs the clock for the intelligent I/O communication function
	ISCLK1		Vcc1/Vcc2 <sup>(1)</sup>	
	ISRXD0	I	Vcc1	Inputs data for the intelligent I/O communication function
	ISRXD1		Vcc1/Vcc2 <sup>(1)</sup>	
	ISTXD0	O	Vcc1	Outputs data for the intelligent I/O communication function
	ISTXD1		Vcc1/Vcc2 <sup>(1)</sup>	
CAN	BE1IN	I	Vcc1/Vcc2 <sup>(1)</sup>	Inputs data for the intelligent I/O communication function
	BE1OUT	O	Vcc1/Vcc2 <sup>(1)</sup>	Outputs data for the intelligent I/O communication function
	CAN0IN	I	Vcc1	Input pin for the CAN communication function
	CAN1IN			
	CAN0OUT	O		Output pin for the CAN communication function
I/O Ports	CAN1OUT			
	CAN1WU	I		Input pin for the CAN1 wake-up interrupt
	P00 to P07	I/O	Vcc2	I/O ports for CMOS. Each port can be programmed for input or output under the control of the direction register. An input port can be set, by program, for a pull-up resistor available or for no pull-up resistor available in 4-bit units
	P10 to P17			
	P20 to P27			
	P30 to P37			
	P40 to P47			
Input Port	P50 to P57			
	P60 to P67	I/O	Vcc1	I/O ports having equivalent functions to P0
	P70 to P77			(P70 and P71 are ports for the N-channel open drain output.)
	P90 to P97			
	P100 to P107			
	P80 to P84	I/O	Vcc1	I/O ports having equivalent functions to P0
	P86, P87			
Input Port	P85	I	Vcc1	Shares a pin with NMI. NMI input state can be got by reading P85

I : Input   O : Output   I/O : Input and output

## NOTES:

1. Vcc2 is not available in the 100-pin package. Vcc1 only available.

## 4. Special Function Registers (SFR)

Address	Register	Symbol	Value after RESET
000016			
000116			
000216			
000316			
000416	Processor Mode Register <sup>(1)</sup>	PM0	1000 0000 <sub>2</sub> (CNVss pin ="L") 0000 0011 <sub>2</sub> (CNVss pin ="H")
000516	Processor Mode Register 1	PM1	0016
000616	System Clock Control Register 0	CM0	0000 1000 <sub>2</sub>
000716	System Clock Control Register 1	CM1	0010 0000 <sub>2</sub>
000816			
000916	Address Match Interrupt Enable Register	AIER	0016
000A16	Protect Register	PRCR	XXXX 0000 <sub>2</sub>
000B16	External Data Bus Width Control Register <sup>(2)</sup>	DS	XXXX 1000 <sub>2</sub> (BYTE pin ="L") XXXX 0000 <sub>2</sub> (BYTE pin ="H")
000C16	Main Clock Division Register	MCD	XXX0 1000 <sub>2</sub>
000D16	Oscillation Stop Detection Register	CM2	0016
000E16	Watchdog Timer Start Register	WDTS	XX16
000F16	Watchdog Timer Control Register	WDC	000X XXXX <sub>2</sub>
001016			
001116	Address Match Interrupt Register 0	RMAD0	00000016
001216			
001316	Processor Mode Register 2	PM2	0016
001416			
001516	Address Match Interrupt Register 1	RMAD1	00000016
001616			
001716	Voltage Detection Register 2 <sup>(2)</sup>	VCR2	0016
001816			
001916	Address Match Interrupt Register 2	RMAD2	00000016
001A16			
001B16	Voltage Detection Register 1 <sup>(2)</sup>	VCR1	0000 1000 <sub>2</sub>
001C16			
001D16	Address Match Interrupt Register 3	RMAD3	00000016
001E16			
001F16			
002016			
002116			
002216			
002316			
002416			
002516			
002616	PLL Control Register 0	PLC0	0001 X010 <sub>2</sub>
002716	PLL Control Register 1	PLC1	000X 0000 <sub>2</sub>
002816			
002916	Address Match Interrupt Register 4	RMAD4	00000016
002A16			
002B16			
002C16			
002D16	Address Match Interrupt Register 5	RMAD5	00000016
002E16			
002F16	Low Voltage Detection Interrupt Register <sup>(2)</sup>	D4INT	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

- The PM01 and PM00 bits in the PM0 register maintain values set before reset, even after software reset or watchdog timer reset has been performed.
- These registers in M32C/85T cannot be used.

Address	Register	Symbol	Value after RESET
003016			
003116			
003216			
003316			
003416			
003516			
003616			
003716			
003816			
003916	Address Match Interrupt Register 6	RMAD6	00000016
003A16			
003B16			
003C16			
003D16	Address Match Interrupt Register 7	RMAD7	00000016
003E16			
003F16			
004016			
004116			
004216			
004316			
004416			
004516			
004616			
004716			
004816	External Space Wait Control Register 0 <sup>(1)</sup>	EWCR0	X0X0 00112
004916	External Space Wait Control Register 1 <sup>(1)</sup>	EWCR1	X0X0 00112
004A16	External Space Wait Control Register 2 <sup>(1)</sup>	EWCR2	X0X0 00112
004B16	External Space Wait Control Register 3 <sup>(1)</sup>	EWCR3	X0X0 00112
004C16			
004D16			
004E16			
004F16			
005016			
005116			
005216			
005316			
005416			
005516	Flash Memory Control Register 1	FMR1	0000 01012
005616			
005716	Flash Memory Control Register 0	FMR0	0000 00012(Flash memory version) XXXX XXX02(Masked ROM version)
005816			
005916			
005A16			
005B16			
005C16			
005D16			
005E16			
005F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

## NOTES:

1. These registers cannot be used in M32C/85T.

Address	Register	Symbol	Value after RESET
01E016	CAN0 Message Slot Buffer 0 Standard ID0	C0SLOT0_0	XX16
01E116	CAN0 Message Slot Buffer 0 Standard ID1	C0SLOT0_1	XX16
01E216	CAN0 Message Slot Buffer 0 Extended ID0	C0SLOT0_2	XX16
01E316	CAN0 Message Slot Buffer 0 Extended ID1	C0SLOT0_3	XX16
01E416	CAN0 Message Slot Buffer 0 Extended ID2	C0SLOT0_4	XX16
01E516	CAN0 Message Slot Buffer 0 Data Length Code	C0SLOT0_5	XX16
01E616	CAN0 Message Slot Buffer 0 Data 0	C0SLOT0_6	XX16
01E716	CAN0 Message Slot Buffer 0 Data 1	C0SLOT0_7	XX16
01E816	CAN0 Message Slot Buffer 0 Data 2	C0SLOT0_8	XX16
01E916	CAN0 Message Slot Buffer 0 Data 3	C0SLOT0_9	XX16
01EA16	CAN0 Message Slot Buffer 0 Data 4	C0SLOT0_10	XX16
01EB16	CAN0 Message Slot Buffer 0 Data 5	C0SLOT0_11	XX16
01EC16	CAN0 Message Slot Buffer 0 Data 6	C0SLOT0_12	XX16
01ED16	CAN0 Message Slot Buffer 0 Data 7	C0SLOT0_13	XX16
01EE16	CAN0 Message Slot Buffer 0 Time Stamp High-Order	C0SLOT0_14	XX16
01EF16	CAN0 Message Slot Buffer 0 Time Stamp Low-Order	C0SLOT0_15	XX16
01F016	CAN0 Message Slot Buffer 1 Standard ID0	C0SLOT1_0	XX16
01F116	CAN0 Message Slot Buffer 1 Standard ID1	C0SLOT1_1	XX16
01F216	CAN0 Message Slot Buffer 1 Extended ID0	C0SLOT1_2	XX16
01F316	CAN0 Message Slot Buffer 1 Extended ID1	C0SLOT1_3	XX16
01F416	CAN0 Message Slot Buffer 1 Extended ID2	C0SLOT1_4	XX16
01F516	CAN0 Message Slot Buffer 1 Data Length Code	C0SLOT1_5	XX16
01F616	CAN0 Message Slot Buffer 1 Data 0	C0SLOT1_6	XX16
01F716	CAN0 Message Slot Buffer 1 Data 1	C0SLOT1_7	XX16
01F816	CAN0 Message Slot Buffer 1 Data 2	C0SLOT1_8	XX16
01F916	CAN0 Message Slot Buffer 1 Data 3	C0SLOT1_9	XX16
01FA16	CAN0 Message Slot Buffer 1 Data 4	C0SLOT1_10	XX16
01FB16	CAN0 Message Slot Buffer 1 Data 5	C0SLOT1_11	XX16
01FC16	CAN0 Message Slot Buffer 1 Data 6	C0SLOT1_12	XX16
01FD16	CAN0 Message Slot Buffer 1 Data 7	C0SLOT1_13	XX16
01FE16	CAN0 Message Slot Buffer 1 Time Stamp High-Order	C0SLOT1_14	XX16
01FF16	CAN0 Message Slot Buffer 1 Time Stamp Low-Order	C0SLOT1_15	XX16
020016	CAN0 Control Register 0	C0CTRL0	XX01 0X012 <sup>(1)</sup>
020116			XXXX 00002 <sup>(1)</sup>
020216	CAN0 Status Register	C0STR	0000 00002 <sup>(1)</sup>
020316			X000 0X012 <sup>(1)</sup>
020416	CAN0 Extended ID Register	C0IDR	0016 <sup>(1)</sup>
020516			0016 <sup>(1)</sup>
020616	CAN0 Configuration Register	C0CONR	0000 XXXX2 <sup>(1)</sup>
020716			0000 00002 <sup>(1)</sup>
020816	CAN0 Time Stamp Register	C0TSR	0016 <sup>(1)</sup>
020916			0016 <sup>(1)</sup>
020A16	CAN0 Transmit Error Count Register	C0TEC	0016 <sup>(1)</sup>
020B16	CAN0 Receive Error Count Register	C0REC	0016 <sup>(1)</sup>
020C16	CAN0 Slot Interrupt Status Register	C0SISTR	0016 <sup>(1)</sup>
020D16			0016 <sup>(1)</sup>
020E16			
020F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

## NOTES:

- Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and applying the clock to the CAN module.

Address	Register	Symbol	Value after RESET
021016	CAN0 Slot Interrupt Mask Register	C0SIMKR	0016 <sup>(2)</sup>
021116			0016 <sup>(2)</sup>
021216			
021316			
021416	CAN0 Error Interrupt Mask Register	C0EIMKR	XXXX X0002 <sup>(2)</sup>
021516	CAN0 Error Interrupt Status Register	C0EISTR	XXXX X0002 <sup>(2)</sup>
021616	CAN0 Error Cause Register	C0EFR	0016 <sup>(2)</sup>
021716	CAN0 Baud Rate Prescaler	C0BRP	0000 00012 <sup>(2)</sup>
021816			
021916	CAN0 Mode Register	C0MDR	XXXX XX002 <sup>(2)</sup>
021A16			
021B16			
021C16			
021D16			
021E16			
021F16			
022016	CAN0 Single Shot Control Register	C0SSCTRL	0016 <sup>(2)</sup>
022116			0016 <sup>(2)</sup>
022216			
022316			
022416	CAN0 Single Shot Status Register	C0SSSTR	0016 <sup>(2)</sup>
022516			0016 <sup>(2)</sup>
022616			
022716			
022816	CAN0 Global Mask Register Standard ID0	C0GMR0	XXX0 00002 <sup>(2)</sup>
022916	CAN0 Global Mask Register Standard ID1	C0GMR1	XX00 00002 <sup>(2)</sup>
022A16	CAN0 Global Mask Register Extended ID0	C0GMR2	XXXX 00002 <sup>(2)</sup>
022B16	CAN0 Global Mask Register Extended ID1	C0GMR3	0016 <sup>(2)</sup>
022C16	CAN0 Global Mask Register Extended ID2	C0GMR4	XX00 00002 <sup>(2)</sup>
022D16			
022E16			
022F16			
023016	CAN0 Message Slot 0 Control Register / CAN0 Local Mask Register A Standard ID0	C0MCTL0/ COLMAR0	0000 00002 <sup>(2)</sup> XXX0 00002 <sup>(2)</sup>
023116	CAN0 Message Slot 1 Control Register / CAN0 Local Mask Register A Standard ID1	C0MCTL1/ COLMAR1	0000 00002 <sup>(2)</sup> XX00 00002 <sup>(2)</sup>
023216	CAN0 Message Slot 2 Control Register / CAN0 Local Mask Register A Extended ID0	C0MCTL2/ COLMAR2	0000 00002 <sup>(2)</sup> XXXX 00002 <sup>(2)</sup>
023316	CAN0 Message Slot 3 Control Register / CAN0 local Mask Register A Extended ID1	C0MCTL3/ COLMAR3	0016 <sup>(2)</sup> 0016 <sup>(2)</sup>
023416	CAN0 Message Slot 4 Control Register / CAN0 Local Mask Register A Extended ID2	C0MCTL4/ COLMAR4	0000 00002 <sup>(2)</sup> XX00 00002 <sup>(2)</sup>
023516	CAN0 Message Slot 5 Control Register	C0MCTL5	0016 <sup>(2)</sup>
023616	CAN0 Message Slot 6 Control Register	C0MCTL6	0016 <sup>(2)</sup>
023716	CAN0 Message Slot 7 Control Register	C0MCTL7	0016 <sup>(2)</sup>
023816	CAN0 Message Slot 8 Control Register / CAN0 Local Mask Register B Standard ID0	C0MCTL8/ COLMBR0	0000 00002 <sup>(2)</sup> XXX0 00002 <sup>(2)</sup>
023916	CAN0 Message Slot 9 Control Register / CAN0 Local Mask Register B Standard ID1	C0MCTL9/ COLMBR1	0000 00002 <sup>(2)</sup> XX00 00002 <sup>(2)</sup>

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

## NOTES:

- The BANKSEL bit in the C0CTLR1 register switches functions for addresses 022016 to 023F16.
- Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and applying the clock to the CAN module.

&lt;144-pin package&gt;

Address	Register	Symbol	Value after RESET
03A016	Function Select Register A8	PS8	X000 0000 <sub>2</sub>
03A116	Function Select Register A9	PS9	0016
03A216			
03A316			
03A416			
03A516			
03A616			
03A716	Function Select Register D1	PSD1	X0XX XX00 <sub>2</sub>
03A816			
03A916			
03AA16			
03AB16			
03AC16	Function Select Register C2	PSC2	XXXX X00X <sub>2</sub>
03AD16	Function Select Register C3	PSC3	X0XX XXXX <sub>2</sub>
03AE16			
03AF16	Function Select Register C	PSC	00X0 0000 <sub>2</sub>
03B016	Function Select Register A0	PS0	0016
03B116	Function Select Register A1	PS1	0016
03B216	Function Select Register B0	PSL0	0016
03B316	Function Select Register B1	PSL1	0016
03B416	Function Select Register A2	PS2	00X0 0000 <sub>2</sub>
03B516	Function Select Register A3	PS3	0016
03B616	Function Select Register B2	PSL2	00X0 0000 <sub>2</sub>
03B716	Function Select Register B3	PSL3	0016
03B816			
03B916	Function Select Register A5	PS5	XXX0 0000 <sub>2</sub>
03BA16			
03BB16			
03BC16			
03BD16			
03BE16			
03BF16			
03C016	Port P6 Register	P6	XX16
03C116	Port P7 Register	P7	XX16
03C216	Port P6 Direction Register	PD6	0016
03C316	Port P7 Direction Register	PD7	0016
03C416	Port P8 Register	P8	XX16
03C516	Port P9 Register	P9	XX16
03C616	Port P8 Direction Register	PD8	00X0 0000 <sub>2</sub>
03C716	Port P9 Direction Register	PD9	0016
03C816	Port P10 Register	P10	XX16
03C916	Port P11 Register	P11	XX16
03CA16	Port P10 Direction Register	PD10	0016
03CB16	Port P11 Direction Register	PD11	XXX0 0000 <sub>2</sub>
03CC16	Port P12 Register	P12	XX16
03CD16	Port P13 Register	P13	XX16
03CE16	Port P12 Direction Register	PD12	0016
03CF16	Port P13 Direction Register	PD13	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

## 5. Electrical Characteristics

### 5.1 Electrical Characteristics (M32C/85)

**Table 5.1 Absolute Maximum Ratings**

Symbol	Parameter		Condition	Value	Unit
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply Voltage		V <sub>CC1</sub> =AV <sub>CC</sub>	-0.3 to 6.0	V
V <sub>CC2</sub>	Supply Voltage		-	-0.3 to V <sub>CC1</sub>	V
AV <sub>CC</sub>	Analog Supply Voltage		V <sub>CC1</sub> =AV <sub>CC</sub>	-0.3 to 6.0	V
V <sub>I</sub>	Input Voltage	RESET, CNVss, BYTE, P <sub>60</sub> -P <sub>67</sub> , P <sub>72</sub> -P <sub>77</sub> , P <sub>80</sub> -P <sub>87</sub> , P <sub>90</sub> -P <sub>97</sub> , P <sub>100</sub> -P <sub>107</sub> , P <sub>140</sub> -P <sub>146</sub> , P <sub>150</sub> -P <sub>157</sub> <sup>(1)</sup> , V <sub>REF</sub> , X <sub>IN</sub>		-0.3 to V <sub>CC1</sub> +0.3	V
		P <sub>00</sub> -P <sub>07</sub> , P <sub>10</sub> -P <sub>17</sub> , P <sub>20</sub> -P <sub>27</sub> , P <sub>30</sub> -P <sub>37</sub> , P <sub>40</sub> - P <sub>47</sub> , P <sub>50</sub> -P <sub>57</sub> , P <sub>110</sub> -P <sub>114</sub> , P <sub>120</sub> -P <sub>127</sub> , P <sub>130</sub> - P <sub>137</sub> <sup>(1)</sup>		-0.3 to V <sub>CC2</sub> +0.3	
		P <sub>70</sub> , P <sub>71</sub>		-0.3 to 6.0	
V <sub>O</sub>	Output Voltage	P <sub>60</sub> -P <sub>67</sub> , P <sub>72</sub> -P <sub>77</sub> , P <sub>80</sub> -P <sub>84</sub> , P <sub>86</sub> , P <sub>87</sub> , P <sub>90</sub> - P <sub>97</sub> , P <sub>100</sub> -P <sub>107</sub> , P <sub>140</sub> -P <sub>146</sub> , P <sub>150</sub> -P <sub>157</sub> <sup>(1)</sup> , X <sub>OUT</sub>		-0.3 to V <sub>CC1</sub> +0.3	V
		P <sub>00</sub> -P <sub>07</sub> , P <sub>10</sub> -P <sub>17</sub> , P <sub>20</sub> -P <sub>27</sub> , P <sub>30</sub> -P <sub>37</sub> , P <sub>40</sub> - P <sub>47</sub> , P <sub>50</sub> -P <sub>57</sub> , P <sub>110</sub> -P <sub>114</sub> , P <sub>120</sub> -P <sub>127</sub> , P <sub>130</sub> - P <sub>137</sub> <sup>(1)</sup>		-0.3 to V <sub>CC2</sub> +0.3	
		P <sub>70</sub> , P <sub>71</sub>		-0.3 to 6.0	
P <sub>D</sub>	Power Dissipation		To <sub>Pr</sub> =25°C	500	mW
To <sub>Pr</sub>	Operating Ambient Temperature	during CPU operation		-20 to 85/ -40 to 85 <sup>(2)</sup>	°C
		during flash memory program and erase operation		0 to 60	
T <sub>STG</sub>	Storage Temperature			-65 to 150	°C

NOTES:

1. P<sub>11</sub> to P<sub>15</sub> are provided in the 144-pin package only.

2. Contact Renesas Technology Sales Co., Ltd, if temperature range of -40 to 85°C is required.

$V_{CC1}=V_{CC2}=5V$ **Table 5.3 Electrical Characteristics**(V<sub>CC1</sub>=V<sub>CC2</sub>=4.2 to 5.5V, V<sub>SS</sub>=0V at T<sub>OPR</sub>= -20 to 85°C, f(BCLK)=32MHz unless otherwise specified)

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
V <sub>OH</sub>	Output High ("H") Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub>	I <sub>OH</sub> =-5mA	V <sub>CC2</sub> -2.0		V <sub>CC2</sub>	V	
		P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>	I <sub>OH</sub> =-5mA	V <sub>CC1</sub> -2.0		V <sub>CC1</sub>		
		P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub>	I <sub>OH</sub> =-200μA	V <sub>CC2</sub> -0.3		V <sub>CC2</sub>	V	
		P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>	I <sub>OH</sub> =-200μA	V <sub>CC1</sub> -0.3		V <sub>CC1</sub>		
		X <sub>OUT</sub>	I <sub>OH</sub> =-1mA	3.0		V <sub>CC1</sub>	V	
		X <sub>COUT</sub>	High Power	No load applied	2.5		V	
			Low Power	No load applied	1.6			
V <sub>OL</sub>	Output Low ("L") Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>	I <sub>OL</sub> =5mA			2.0	V	
		P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>	I <sub>OL</sub> =200μA			0.45	V	
		X <sub>OUT</sub>	I <sub>OL</sub> =1mA			2.0	V	
		X <sub>COUT</sub>	High Power	No load applied	0		V	
			Low Power	No load applied	0			
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	HOLD, RDY, TA0 <sub>IN</sub> -TA4 <sub>IN</sub> , TB0 <sub>IN</sub> -TB5 <sub>IN</sub> , INT0-INT5, AD <sub>TRG</sub> , CTS0-CTS4, CLK0-CLK4, TA0 <sub>OUT</sub> -TA4 <sub>OUT</sub> , NMI, KI0-KI3, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4		0.2		1.0	V	
		RESET		0.2		1.8	V	
I <sub>IH</sub>	Input High ("H") Current	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =5V			5.0	μA	
I <sub>IL</sub>	Input Low ("L") Current	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =0V			-5.0	μA	
R <sub>PULLUP</sub>	Pull-up Resistance	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>	V <sub>I</sub> =0V	Flash Memory	30	50	167	kΩ
				Masked ROM	20	40	167	
R <sub>FXIN</sub>	Feedback Resistance	X <sub>IN</sub>				1.5	MΩ	
R <sub>FXCIN</sub>	Feedback Resistance	X <sub>CIN</sub>				10	MΩ	
V <sub>RAM</sub>	RAM Standby Voltage	In stop mode		2.0			V	

## NOTES:

1. P11 to P15 are provided in the 144-pin package only.

$V_{CC1}=V_{CC2}=5V$ 

**Table 5.6 Flash Memory Version Electrical Characteristics ( $V_{CC1}=4.5$  to  $5.5V$ ,  $3.0$  to  $3.6V$  at  $T_{opr}=0$  to  $60^{\circ}C$  unless otherwise specified)**

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
-	Program and Erase Endurance <sup>(2)</sup>	100			cycles
-	Word Program Time ( $V_{CC1}=5.0V$ , $T_{opr}=25^{\circ}C$ )		25	200	$\mu s$
-	Lock Bit Program Time		25	200	$\mu s$
-	Block Erase Time ( $V_{CC1}=5.0V$ , $T_{opr}=25^{\circ}C$ )	4-Kbyte Block	0.3	4	s
		8-Kbyte Block	0.3	4	s
		32-Kbyte Block	0.5	4	s
		64-Kbyte Block	0.8	4	s
-	All-Unlocked-Block Erase Time <sup>(1)</sup>			$4 \times n$	s
t <sub>PS</sub>	Wait Time to Stabilize Flash Memory Circuit			15	$\mu s$
-	Data Hold Time ( $T_{opr}=40$ to $85^{\circ}C$ )	10			years

## NOTES:

1.  $n$ denotes the number of block to be erased.

2. Number of program-erase cycles per block.

If Program and Erase Endurance is  $n$ cycle ( $n=100$ ), each block can be erased and programmed  $n$ cycles.

For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data can not be programmed to the same address more than once without erasing the block. (rewrite prohibited).

$V_{CC1}=V_{CC2}=5V$ **Switching Characteristics**(V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at T<sub>OPR</sub> = -20 to 85°C unless otherwise specified)**Table 5.23 Memory Expansion Mode and Microprocessor Mode**

(when accessing an external memory space with the multiplexed bus)

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min.	Max.	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.2		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		-3		ns
th(RD-AD)	Address Output Hold Time (RD standard) <sup>(5)</sup>		(Note 1)		ns
th(WR-AD)	Address Output Hold Time (WR standard) <sup>(5)</sup>		(Note 1)		ns
td(BCLK-CS)	Chip-Select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-Select Signal Output Hold Time (BCLK standard)		-3		ns
th(RD-CS)	Chip-Select Signal Output Hold Time (RD standard) <sup>(5)</sup>		(Note 1)		ns
th(WR-CS)	Chip-Select Signal Output Hold Time (WR standard) <sup>(5)</sup>		(Note 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-RD)	RD Signal Output Hold Time		-5		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		-5		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 2)		ns
th(WR-DB)	Data Output Hold Time (WR standard) <sup>(5)</sup>		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (BCLK standard)		-2		ns
td(AD-ALE)	ALE Signal Output Delay Time (address standard)		(Note 3)		ns
th(ALE-AD)	ALE Signal Output Hold Time (address standard)		(Note 4)		ns
tdz(RD-AD)	Address Output Float Start Time			8	ns

## NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency.

$$th(RD-AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR-AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(RD-CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR-CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR-DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle.

$$td(DB-WR) = \frac{10^9 \times m}{f(BCLK) \times 2} - 25 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, m = (bx2)-1)$$


3. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle.

$$td(AD-ALE) = \frac{10^9 \times n}{f(BCLK) \times 2} - 20 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n = a)$$

4. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle.

$$th(ALE-AD) = \frac{10^9 \times n}{f(BCLK) \times 2} - 10 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n = a)$$

5. tc ns is added when recovery cycle is inserted.

Figure 5.6  $V_{CC1}=V_{CC2}=5V$  Timing Diagram (4)

$V_{CC1}=V_{CC2}=3.3V$ 

**Table 5.24 Electrical Characteristics ( $V_{CC1}=V_{CC2}=3.0$  to  $3.6V$ ,  $V_{SS}=0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  
 $f(BCLK)=24MHz$  unless otherwise specified)**

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
$V_{OH}$	Output High ("H") Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub>	$I_{OH}=-1mA$	$V_{CC2}-0.6$		$V_{CC2}$	V	
		P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> - P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>		$V_{CC1}-0.6$		$V_{CC1}$	V	
	X <sub>OUT</sub>		$I_{OH}=-0.1mA$	2.7		$V_{CC1}$	V	
	X <sub>COUT</sub>	High Power	No load applied		2.5		V	
		Low Power	No load applied		1.6		V	
$V_{OL}$	Output Low ("L") Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> - P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> - P15 <sub>7</sub> <sup>(1)</sup>	$I_{OL}=1mA$			0.5	V	
		X <sub>OUT</sub>	$I_{OL}=0.1mA$			0.5	V	
	X <sub>COUT</sub>	High Power	No load applied		0		V	
		Low Power	No load applied		0		V	
$V_{T+}$ - $V_{T-}$	Hysteresis	HOLD, RDY, TA0IN-TA4IN, TB0IN-TB5IN, INT0-INT5, AD <sub>TRG</sub> , CTS0-CTS4, CLK0- CLK4, TA0OUT-TA4OUT, NMI, K10-K13, RxD0- Rx <sub>D4</sub> , SCL0-SCL4, SDA0-SDA4		0.2		1.0	V	
		RESET		0.2		1.8	V	
$I_{IH}$	Input High ("H") Current	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> - P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNVss, BYTE	$V_I=3V$			4.0	$\mu A$	
$I_{IL}$	Input Low ("L") Current	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> - P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNVss, BYTE	$V_I=0V$			-4.0	$\mu A$	
$R_{PULLUP}$	Pull-up Resistance	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> - P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>	$V_I=0V$	Flash Memory	66	120	500	$k\Omega$
				Masked ROM	40	70	500	$k\Omega$
$R_{fxIN}$	Feedback Resistance	X <sub>IN</sub>				3.0		$M\Omega$
$R_{fxCIN}$	Feedback Resistance	X <sub>CIN</sub>				20.0		$M\Omega$
$V_{RAM}$	RAM Standby Voltage	in stop mode			2.0			V
$I_{CC}$	Power Supply Current	Measurement condition: In single-chip mode, output pins are left open and other pins are connected to V <sub>ss</sub> .	$f(BCLK)=24$ MHz, Square wave, No division			22	35	$mA$
			$f(BCLK)=32$ kHz, In wait mode, $T_{opr}=25^{\circ}C$			10		$\mu A$
			While clock stops, $T_{opr}=25^{\circ}C$			0.8	5	$\mu A$
			While clock stops, $T_{opr}=85^{\circ}C$				50	$\mu A$

## NOTES:

1. P11 to P15 are provided in the 144-pin package only.

$V_{CC1}=V_{CC2}=3.3V$ **Timing Requirements****( $V_{CC1}=V_{CC2}=3.0$  to  $3.6V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)****Table 5.27 External Clock Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc	External Clock Input Cycle Time	41		ns
tw(H)	External Clock Input High ("H") Width	18		ns
tw(L)	External Clock Input Low ("L") Width	18		ns
tr	External Clock Rise Time		5	ns
tf	External Clock Fall Time		5	ns

**Table 5.28 Memory Expansion Mode and Microprocessor Mode**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tac1(RD-DB)	Data Input Access Time (RD standard)		(Note 1)	ns
tac1(AD-DB)	Data Input Access Time (AD standard, CS standard)		(Note 1)	ns
tac2(RD-DB)	Data Input Access Time (RD standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
tac2(AD-DB)	Data Input Access Time (AD standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
tsu(DB-BCLK)	Data Input Setup Time	30		ns
tsu(RDY-BCLK)	RDY Input Setup Time	40		ns
tsu(HOLD-BCLK)	HOLD Input Setup Time	60		ns
th(RD-DB)	Data Input Hold Time	0		ns
th(BCLK-RDY)	RDY Input Hold Time	0		ns
th(BCLK-HOLD)	HOLD Input Hold Time	0		ns
td(BCLK-HLDA)	HLDA Output Delay Time		25	ns

## NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles. Insert a wait state or lower the operation frequency,  $f(BCLK)$ , if the calculated value is negative.

$$tac1(RD - DB) = \frac{10^9 X m}{f(BCLK) \times 2} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, m=(bx2)+1\text{)}$$

$$tac1(AD - DB) = \frac{10^9 X n}{f(BCLK)} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, n=a+b\text{)}$$

$$tac2(RD - DB) = \frac{10^9 X m}{f(BCLK) \times 2} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, m=(bx2)-1\text{)}$$

$$tac2(AD - DB) = \frac{10^9 X p}{f(BCLK) \times 2} - 35 \quad [ns] \text{ (if external bus cycle is } a\phi + b\phi, p=\{(a+b-1)x2\}+1\text{)}$$

VCC1=VCC2=5V

**Table 5.44 Electrical Characteristics (Continued)**

( $V_{CC1}=V_{CC2}=4.2$  to  $5.5V$ ,  $V_{SS}=0V$  at  $T_{OPR} = -40$  to  $85^{\circ}C$  (T version),  
 $f(BCLK)=32MHz$  unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
I <sub>CC</sub>	Power Supply Current	In single-chip mode, output pins are left open and other pins are connected to V <sub>SS</sub> .	f(BCLK)=32 MHz, Square wave, No division	28	50	mA
			f(BCLK)=32 kHz, In low-power consumption mode, Program running on ROM	430		μA
			f(BCLK)=32 kHz, In low-power consumption mode, Program running on RAM <sup>(1)</sup>	25		μA
			f(BCLK)=32 kHz, In wait mode, T <sub>OPR</sub> =25° C	10		μA
			While clock stops, T <sub>OPR</sub> =25° C	0.8	5	μA
			While clock stops, T <sub>OPR</sub> =85° C		50	μA

## NOTES:

- Value is obtained when setting the FMSTP bit in the FMR0 register to "1" (flash memory stopped).

$V_{CC1}=V_{CC2}=5V$ **Timing Requirements**(V<sub>CC1</sub>=V<sub>CC2</sub>=4.2 to 5.5V, V<sub>SS</sub>=0V at T<sub>OPR</sub>= -40 to 85°C (T version) unless otherwise specified)**Table 5.55 Timer B Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time (counted on one edge)	100		ns
tw(TBH)	TBiN Input High ("H") Width (counted on one edge)	40		ns
tw(TBL)	TBiN Input Low ("L") Width (counted on one edge)	40		ns
tc(TB)	TBiN Input Cycle Time (counted on both edges)	200		ns
tw(TBH)	TBiN Input High ("H") Width (counted on both edges)	80		ns
tw(TBL)	TBiN Input Low ("L") Width (counted on both edges)	80		ns

**Table 5.56 Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Width	200		ns
tw(TBL)	TBiN Input Low ("L") Width	200		ns

**Table 5.57 Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Width	200		ns
tw(TBL)	TBiN Input Low ("L") Width	200		ns

**Table 5.58 A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min.	Max	
tc(AD)	AD <sub>TRG</sub> Input Cycle Time (required for trigger)	1000		ns
tw(ADL)	AD <sub>TRG</sub> Input Low ("L") Pulse Width	125		ns

**Table 5.59 Serial I/O**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(CK)	CLKi Input Cycle Time	200		ns
tw(CKH)	CLKi Input High ("H") Width	100		ns
tw(CKL)	CLKi Input Low ("L") Width	100		ns
td(C-Q)	TxDi Output Delay Time		80	ns
th(C-Q)	TxDi Hold Time	0		ns
tsu(D-C)	RxDi Input Setup Time	30		ns
th(C-Q)	RxDi Input Hold Time	90		ns

**Table 5.60 External Interrupt INTi Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	INTi Input High ("H") Width	250		ns
tw(INL)	INTi Input Low ("L") Width	250		ns

## REVISION HISTORY

## M32C/85 Group (M32C/85, M32C/85T) Datasheet

Rev.	Date	Description	
		Page	Summary
0.30	Jul.18, 2003	–	New Document
0.40	Sep.30, 2003	2 to 3 5 6 7, 11, 12 10,14 16 to 18 17 18 19	<p><b>Overview</b></p> <ul style="list-style-type: none"> <li>• <b>Tables 1.1 and 1.2 M32C/85 Performance</b> “Oscillator Stop Detect Function” added</li> <li>• <b>Figure 1.2 ROM/RAM Capacity</b> and <b>Table 1.3. M32C/85 Group</b> M30852ME-XXXGP and M30850ME-XXXGP/FP deleted</li> <li>• ROM capacity “192 Kbytes” deleted</li> <li>• <b>Figures 1.4 to 1.6 Pin Assignments</b> Note 2 added <ul style="list-style-type: none"> <li>- VREF pin changed from analog input pins to control pins.</li> <li>- SDA0 to SDA4 pins changed from output pins to I/O pins.</li> <li>- TA4OUT changed from input pin to I/O pin.</li> <li>- TA4IN pin changed from output pin to input pin.</li> <li>- ISRxD1 pin modified to ISRxD0 pin in port P8.</li> <li>- DA0 and DA1 pins changed from input pins to output pins.</li> <li>- Symbol “P117” modified to “P114” and description from “8-bit” to “5-bit”.</li> <li>- Descriptions of ISTxD1 and BE1IN modified from “received data” to “transmit data”.</li> </ul> </li> </ul> <p><b>SFR</b></p> <p>44,45</p> <ul style="list-style-type: none"> <li>- Notes written directly in the Tables.</li> </ul>
0.50	Feb.05, 2004	2, 3 23 24	<p><b>Overview</b></p> <ul style="list-style-type: none"> <li>• <b>Tables 1.1 and 1.2 M32C/85 Performance</b> “Shortest Instruction Execution Time” and “Power Consumption” values modified</li> </ul> <p><b>Memory</b></p> <ul style="list-style-type: none"> <li>• <b>Figure 3.1 Memory Map</b> Diagram modified</li> <li>SFR</li> <li>• “After RESET” values of PM 1, PM 2, D4INT, G0IRF, G1IRF, IDB0 to IDB1, TA0MR to TA4MR, TCSPR, DM0SL to DM3SL registers corrected</li> <li>• NOTES added to PM0 and TCSPR registers</li> </ul> <p><b>Electrical Characteristics</b></p> <ul style="list-style-type: none"> <li>• Newly added</li> </ul>
0.51	Feb.09, 2004	52 59 60 70 71	<p><b>Electrical Characteristics</b></p> <ul style="list-style-type: none"> <li>• <b>Table 5.6 Flash Memory Version Electrical Characteristics</b> Note 4 changed</li> <li>• <b>Figure 5.2 Vcc1=Vcc2=5V Timing Diagram (1)</b> Notes 1 and 2 changed</li> <li>• <b>Figure 5.3 Vcc1=Vcc2=5V Timing Diagram (2)</b> Notes 1, 2, and 3 changed</li> <li>• <b>Figure 5.6 Vcc1=Vcc2=3.3V Timing Diagram (1)</b> Notes 1, 2, and 3 changed</li> <li>• <b>Figure 5.7 Vcc1=Vcc2=3.3V Timing Diagram (2)</b> Notes 1 and 2 changed</li> </ul>
0.52	Mar.12, 2004	2, 3	<p><b>Overview</b></p> <ul style="list-style-type: none"> <li>• <b>Table 1.1 and 1.2 M32C/85 Group Performance</b> Value of Power Consumption modified</li> </ul>

## REVISION HISTORY

## M32C/85 Group (M32C/85, M32C/85T) Datasheet

Rev.	Date	Description	
		Page	Summary
		65	• <b>Table 5.28 Memory Expansion Mode and Microprocessor Mode</b> $tac1(AD-DB)$ expression modified
		77	• <b>Table 5.44 Electrical Characteristics</b> ICC standard value revised
		80	• <b>Table 5.47 Flash Memory Electrical Characteristics</b> Topr value modified
1.21	Jul.01, 2005	All pages	Package code changed: 144P6Q-A to PLQP0144KA-A, 100P6Q-A to PLQP0100KB-A, 100P6S-A to PRQP0100JB-A "Low Voltage Detection Reset" changed to "Brown-out Detection Reset"
		All pages	<b>Special Function Register (SFR)</b> • The G0RB register Value after reset modified • The TCSPR register Value after reset modified
		27	
		39	
		47	<b>Electrical Characteristics</b>
		51	• <b>Table 5.2 Electrical Characteristics</b> Parameter f(BCLK) and its values added
		53	• <b>Table 5.6 Flash Memory Version Electrical Characteristics</b> Mesurement condition changed
		59	• <b>Table 5.10 Memory Expansion Mode and Microprocessor Mode</b> $tac1(RD-DB)$ expression on Note 1 modified; $tac2(RD-DB)$ expression on Note 1 added
		60	• <b>Figure 5.3 Vcc1=Vcc2=5V Timing Diagram (1)</b> $tw(ER)$ expression on Note 3 modified; $tcyc$ expression added
		65	• <b>Figure 5.4 Vcc1=Vcc2=5V Timing Diagram (2)</b> $tac2(AD-DB)$ expression on Note 1 modified; $th(ALE-AD)$ expressions on Notes 1 and 2 modified; $tcyc$ expression added
		70	• <b>Table 5.28 Memory Expansion Mode and Microprocessor Mode</b> $tac1(RD-DB)$ expression on Note 1 modified; $tac2(RD-DB)$ expression on Note 1 added
		71	• <b>Figure 5.7 Vcc1=Vcc2=3.3V Timing Diagram (1)</b> $tw(ER)$ expression on Note 3 modified; $tcyc$ expression added
		76	• <b>Figure 5.8 Vcc1=Vcc2=3.3V Timing Diagram (2)</b> $tac2(RD-DB)$ expression on Note 1 modified; $th(ALE-AD)$ expressions on Notes 1 and 2 modified; $th(WR-CS)$ expression on Note 2 modified; $tcyc$ expression added
		80	• <b>Table 5.43 Electrical Characteristics</b> Parameter f(BCLK) and its values added
			• <b>Table 5.47 Flash Memory Version Electrical Characteristics</b> Mesurement condition changed