



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	M32C/80
Core Size	16/32-Bit
Speed	32MHz
Connectivity	CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART
Peripherals	DMA, WDT
Number of I/O	121
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 34x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LFQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m30855fjgp-u3">https://www.e-xfl.com/product-detail/renesas-electronics-america/m30855fjgp-u3</a>

## 1.2 Performance Overview

Tables 1.1 and 1.2 list performance overview of the M32C/85 group (M32C/85, M32C/85T).

**Table 1.1 M32C/85 Group (M32C/85, M32C/85T) Performance (144-Pin Package)**

Characteristic		Performance	
		M32C/85	M32C/85T
CPU	Basic Instructions	108 instructions	
	Minimum Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V) 41.7 ns (f(BCLK)=24 MHz, Vcc1=3.0 V to 5.5 V)	31.3 ns (f(BCLK)=32 MHz, Vcc1=4.2 V to 5.5 V)
	Operating Mode	Single-chip mode, Memory expansion mode and Microprocessor mode	
	Address Space	16 Mbytes	
	Memory Capacity	See Table 1.3	
Peripheral Function	I/O Port	123 I/O pins and 1 input pin	
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit	
	Intelligent I/O	Time measurement function or Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing)	
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus <sup>(1)</sup> , I <sup>2</sup> C bus <sup>(2)</sup>	
	CAN Module	2 channels Supporting CAN 2.0B specification	
	A/D Converter	10-bit A/D converter: 1 circuit, 34 channels	
	D/A Converter	8 bits x 2 channels	
	DMAC	4 channels	
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions	
	CRC Calculation Circuit	CRC-CCITT	
	X/Y Converter	16 bits x 16 bits	
	Watchdog Timer	15 bits x 1 channel (with prescaler)	
	Interrupt	39 internal and 8 external sources, 5 software sources Interrupt priority level: 7	
	Clock Generation Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally	
Electrical Characteristics	Oscillation Stop Detect Function	Main clock oscillation stop detect function	
	Voltage Detection Circuit	Available (optional)	Not available <sup>(4)</sup>
	Supply Voltage	Vcc1=4.2 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=32 MHz) Vcc1=3.0 V to 5.5 V, Vcc2=3.0 V to Vcc1 (f(BCLK)=24 MHz)	Vcc1=Vcc2=4.2 V to 5.5 V, (f(BCLK)=32 MHz) <sup>(3)</sup>
	Power Consumption	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 22 mA (Vcc1=Vcc2=3.3 V, f(BCLK)=24 MHz) 10µA (Vcc1=Vcc2=5 V, f(BCLK)=32 kHz, in wait mode)	28 mA (Vcc1=Vcc2=5 V, f(BCLK)=32 MHz) 10µA (Vcc1=Vcc2=5 V, f(BCLK)=32 kHz, in wait mode)
Flash Memory	Program/Erase Supply Voltage	3.3 V ± 0.3 V or 5.0 V ± 0.5 V	5.0 V ± 0.5 V
	Program and Erase Endurance	100 times (all space)	
Operating Ambient Temperature		-20 to 85°C -40 to 85°C (optional)	-40 to 85°C (T version)
Package		144-pin plastic molded LQFP	

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
3. The supply voltage of M32C/85T (High-reliability version) must be Vcc1=Vcc2.
4. The cold start-up/warm start-up determine function is available only at the user's option.

All options are on a request basis.

**Table 1.5 Pin Characteristics for 100-Pin Package (Continued)**

Package Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin <sup>(1)</sup>
FP	GP							
51	49	P43						A19
52	50	P42						A18
53	51	P41						A17
54	52	P40						A16
55	53	P37						A15(/D15)
56	54	P36						A14(/D14)
57	55	P35						A13(/D13)
58	56	P34						A12(/D12)
59	57	P33						A11(/D11)
60	58	P32						A10(/D10)
61	59	P31						A9(/D9)
62	60	VCC2						
63	61	P30						A8(/D8)
64	62	VSS						
65	63	P27					AN27	A7(/D7)
66	64	P26					AN26	A6(/D6)
67	65	P25					AN25	A5(/D5)
68	66	P24					AN24	A4(/D4)
69	67	P23					AN23	A3(/D3)
70	68	P22					AN22	A2(/D2)
71	69	P21					AN21	A1(/D1)
72	70	P20					AN20	A0(/D0)
73	71	P17	INT5					D15
74	72	P16	INT4					D14
75	73	P15	INT3					D13
76	74	P14						D12
77	75	P13						D11
78	76	P12						D10
79	77	P11						D9
80	78	P10						D8
81	79	P07					AN07	D7
82	80	P06					AN06	D6
83	81	P05					AN05	D5
84	82	P04					AN04	D4
85	83	P03					AN03	D3
86	84	P02					AN02	D2
87	85	P01					AN01	D1
88	86	P00					AN00	D0
89	87	P107	K13				AN7	
90	88	P106	K12				AN6	
91	89	P105	K11				AN5	
92	90	P104	K10				AN4	
93	91	P103					AN3	
94	92	P102					AN2	
95	93	P101					AN1	
96	94	AVSS						
97	95	P100					AN0	
98	96	VREF						
99	97	AVCC			RxD4/SCL4/STxD4			
100	98	P97					ADTRG	

NOTES:

1. Bus control pins in M32C/85T cannot be used.

## 1.6 Pin Description

**Table 1.6 Pin Description (100-Pin and 144-Pin Packages)**

Classification	Symbol	I/O Type	Supply Voltage	Function
Power Supply	Vcc1, Vcc2 Vss	I	-	Apply 3.0 to 5.5V to both Vcc1 and Vcc2 pins. Apply 0V to the Vss pin. $Vcc1 \geq Vcc2^{(1, 2)}$
Analog Power Supply	AVcc AVss	I	Vcc1	Supplies power to the A/D converter. Connect the AVcc pin to Vcc1 and the AVss pin to Vss
Reset Input	RESET	I	Vcc1	The microcomputer is in a reset state when "L" is applied to the RESET pin
CNVss	CNVss	I	Vcc1	Switches processor mode. Connect the CNVss pin to Vss to start up in single-chip mode or to Vcc1 to start up in microprocessor mode
Input to Switch External Data Bus Width <sup>(3)</sup>	BYTE	I	Vcc1	Switches data bus width in external memory space 3. The data bus is 16 bits wide when the BYTE pin is held "L" and 8 bits wide when it is held "H". Set to either. Connect the BYTE pin to Vss to use the microcomputer in single-chip mode
Bus Control Pins <sup>(3)</sup>	D0 to D7	I/O	Vcc2	Inputs and outputs data (D0 to D7) while accessing an external memory space with separate bus
	D8 to D15	I/O	Vcc2	Inputs and outputs data (D8 to D15) while accessing an external memory space with 16-bit separate bus
	A0 to A22	O	Vcc2	Outputs address bits A0 to A22
	A23	O	Vcc2	Outputs inverted address bit A23
	A0/Do to A7/D7	I/O	Vcc2	Inputs and outputs data (D0 to D7) and outputs 8 low-order address bits (A0 to A7) by time-sharing while accessing an external memory space with multiplexed bus
	A8/D8 to A15/D15	I/O	Vcc2	Inputs and outputs data (D8 to D15) and outputs 8 middle-order address bits (A8 to A15) by time-sharing while accessing an external memory space with 16-bit multiplexed bus
	CS0 to CS3	O	Vcc2	Outputs CS0 to CS3 that are chip-select signals specifying an external space
	WRL / WR WRH / BHE RD	O	Vcc2	Outputs WRL, WRH, (WR, BHE) and RD signals. WRL and WRH can be switched with WR and BHE by program <b>■ WRL, WRH and RD selected:</b> If external data bus is 16 bits wide, data is written to an even address in external memory space when WRL is held "L". Data is written to an odd address when WRH is held "L". Data is read when RD is held "L". <b>■ WR, BHE and RD selected:</b> Data is written to external memory space when WR is held "L". Data in an external memory space is read when RD is held "L". An odd address is accessed when BHE is held "L". Select WR, BHE and RD for external 8-bit data bus.
	ALE	O	Vcc2	ALE is a signal latching the address
	HOLD	I	Vcc2	The microcomputer is placed in a hold state while the HOLD pin is held "L"
	HLDA	O	Vcc2	Outputs an "L" signal while the microcomputer is placed in a hold state
	RDY	I	Vcc2	Bus is placed in a wait state while the RDY pin is held "L"

I : Input    O : Output    I/O : Input and output

NOTES:

1. Vcc1 is hereinafter referred to as Vcc unless otherwise noted.
2. Apply 4.2 to 5.5V to the Vcc1 and Vcc2 pins when using M32C/85T.  $Vcc1=Vcc2$ .
3. Bus control pins in M32C/85T cannot be used.

**Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)**

Classification	Symbol	I/O Type	Supply Voltage	Function
Reference Voltage Input	VREF	I	-	Applies reference voltage to the A/D converter and D/A converter
A/D Converter	AN0 to AN7	I	Vcc1	Analog input pins for the A/D converter
	AN00 to AN07			
	AN20 to AN27			
	ADTRG	I	Vcc1	Input pin for an external A/D trigger
D/A Converter	ANEX0	I/O	Vcc1	Extended analog input pin for the A/D converter and output pin in external op-amp connection mode
	ANEX1	I	Vcc1	Extended analog input pin for the A/D converter
D/A Converter	DA0, DA1	O	Vcc1	Output pin for the D/A converter
Intelligent I/O	INPC10 to INPC13	I	Vcc1/Vcc2 <sup>(1)</sup>	Input pins for the time measurement function
	INPC14 to INPC17		Vcc1	
	OUTC10 to OUTC13	O	Vcc1/Vcc2 <sup>(1)</sup>	Output pins for the waveform generating function
	OUTC14 to OUTC17		Vcc1	(OUTC16 and OUTC17 assigned to P70 and P71 are pins for the N-channel open drain output.)
	ISCLK0	I/O	Vcc1	Inputs and outputs the clock for the intelligent I/O communication function
	ISCLK1		Vcc1/Vcc2 <sup>(1)</sup>	
	ISRXD0	I	Vcc1	Inputs data for the intelligent I/O communication function
	ISRXD1		Vcc1/Vcc2 <sup>(1)</sup>	
	ISTXD0	O	Vcc1	Outputs data for the intelligent I/O communication function
	ISTXD1		Vcc1/Vcc2 <sup>(1)</sup>	
CAN	BE1IN	I	Vcc1/Vcc2 <sup>(1)</sup>	Inputs data for the intelligent I/O communication function
	BE1OUT	O	Vcc1/Vcc2 <sup>(1)</sup>	Outputs data for the intelligent I/O communication function
	CAN0IN	I	Vcc1	Input pin for the CAN communication function
	CAN1IN			
	CAN0OUT	O		Output pin for the CAN communication function
I/O Ports	CAN1OUT			
	CAN1WU	I		Input pin for the CAN1 wake-up interrupt
	P00 to P07	I/O	Vcc2	I/O ports for CMOS. Each port can be programmed for input or output under the control of the direction register. An input port can be set, by program, for a pull-up resistor available or for no pull-up resistor available in 4-bit units
	P10 to P17			
	P20 to P27			
	P30 to P37			
	P40 to P47			
Input Port	P50 to P57			
	P60 to P67	I/O	Vcc1	I/O ports having equivalent functions to P0
	P70 to P77			(P70 and P71 are ports for the N-channel open drain output.)
	P90 to P97			
	P100 to P107			
	P80 to P84	I/O	Vcc1	I/O ports having equivalent functions to P0
	P86, P87			
Input Port	P85	I	Vcc1	Shares a pin with NMI. NMI input state can be got by reading P85

I : Input   O : Output   I/O : Input and output

## NOTES:

1. Vcc2 is not available in the 100-pin package. Vcc1 only available.

Address	Register	Symbol	Value after RESET
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816	DMA0 Interrupt Control Register	DM0IC	XXXX X0002
006916	Timer B5 Interrupt Control Register	TB5IC	XXXX X0002
006A16	DMA2 Interrupt Control Register	DM2IC	XXXX X0002
006B16	UART2 Receive /ACK Interrupt Control Register	S2RIC	XXXX X0002
006C16	Timer A0 Interrupt Control Register	TA0IC	XXXX X0002
006D16	UART3 Receive /ACK Interrupt Control Register	S3RIC	XXXX X0002
006E16	Timer A2 Interrupt Control Register	TA2IC	XXXX X0002
006F16	UART4 Receive /ACK Interrupt Control Register	S4RIC	XXXX X0002
007016	Timer A4 Interrupt Control Register	TA4IC	XXXX X0002
007116	UART0/UART3 Bus Conflict Detect Interrupt Control Register	BCN0IC/BCN3IC	XXXX X0002
007216	UART0 Receive/ACK Interrupt Control Register	S0RIC	XXXX X0002
007316	A/D0 Conversion Interrupt Control Register	AD0IC	XXXX X0002
007416	UART1 Receive/ACK Interrupt Control Register	S1RIC	XXXX X0002
007516	Intelligent I/O Interrupt Control Register 0/ CAN Interrupt 3 Control Register	IIO0IC/ CAN3IC	XXXX X0002
007616	Timer B1 Interrupt Control Register	TB1IC	XXXX X0002
007716	Intelligent I/O Interrupt Control Register 2	IIO2IC	XXXX X0002
007816	Timer B3 Interrupt Control Register	TB3IC	XXXX X0002
007916	Intelligent I/O Interrupt Control Register 4	IIO4IC	XXXX X0002
007A16	INT5 Interrupt Control Register	INT5IC	XX00 X0002
007B16			
007C16	INT3 Interrupt Control Register	INT3IC	XX00 X0002
007D16	Intelligent I/O Interrupt Control Register 8	IIO8IC	XXXX X0002
007E16	INT1 Interrupt Control Register	INT1IC	XX00 X0002
007F16	Intelligent I/O Interrupt Control Register 10/ CAN Interrupt 1 Control Register	IIO10IC/ CAN1IC	XXXX X0002
008016			
008116	CAN Interrupt 2 Control Register	CAN2IC	XXXX X0002
008216			
008316			
008416			
008516			
008616			
008716			
008816	DMA1 Interrupt Control Register	DM1IC	XXXX X0002
008916	UART2 Transmit /NACK Interrupt Control Register	S2TIC	XXXX X0002
008A16	DMA3 Interrupt Control Register	DM3IC	XXXX X0002
008B16	UART3 Transmit /NACK Interrupt Control Register	S3TIC	XXXX X0002
008C16	Timer A1 Interrupt Control Register	TA1IC	XXXX X0002
008D16	UART4 Transmit /NACK Interrupt Control Register	S4TIC	XXXX X0002
008E16	Timer A3 Interrupt Control Register	TA3IC	XXXX X0002
008F16	UART2 Bus Conflict Detect Interrupt Control Register	BCN2IC	XXXX X0002

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
015016			
015116			
015216			
015316			
015416			
015516			
015616			
015716			
015816			
015916			
015A16			
015B16			
015C16			
015D16			
015E16			
015F16			
016016			
016116			
016216			
016316			
016416			
016516			
016616			
016716			
016816			
016916			
016A16			
016B16			
016C16			
016D16			
016E16			
016F16			
017016			
017116			
017216			
017316			
017416			
017516			
017616			
017716			
017816	Input Function Select Register	IPS	0016
017916	Input Function Select Register A	IPSA	0016
017A16			
017B16			
017C16			
017D16 to 01DF16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
023A16	CAN0 Message Slot 10 Control Register / CAN0 Local Mask Register B Extended ID0	C0MCTL10/ C0LMBR2	0000 0000 <sub>2</sub> <sup>(2)</sup> XXXX 0000 <sub>2</sub> <sup>(2)</sup>
023B16	CAN0 Message Slot 11 Control Register / CAN0 Local Mask Register B Extended ID1	C0MCTL11/ C0LMBR3	0016 <sup>(2)</sup> 0016 <sup>(2)</sup>
023C16	CAN0 Message Slot 12 Control Register / CAN0 Local Mask Register B Extended ID2	C0MCTL12/ C0LMBR4	0000 0000 <sub>2</sub> <sup>(2)</sup> XX00 0000 <sub>2</sub> <sup>(2)</sup>
023D16	CAN0 Message Slot 13 Control Register	C0MCTL13	0016 <sup>(2)</sup>
023E16	CAN0 Message Slot 14 Control Register	C0MCTL14	0016 <sup>(2)</sup>
023F16	CAN0 Message Slot 15 Control Register	C0MCTL15	0016 <sup>(2)</sup>
024016	CAN0 Slot Buffer Select Register	C0SBS	0016 <sup>(2)</sup>
024116	CAN0 Control Register 1	C0CTRL1	X000 00XX <sub>2</sub> <sup>(2)</sup>
024216	CAN0 Sleep Control Register	C0SLPR	XXXX XXX02
024316			
024416 024516	CAN0 Acceptance Filter Support Register	C0AFS	0016 <sup>(2)</sup> 0116 <sup>(2)</sup>
024616			
024716			
024816			
024916			
024A16			
024B16			
024C16			
024D16			
024E16			
024F16			
025016	CAN1 Slot Buffer Select Register	C1SBS	0016 <sup>(3)</sup>
025116	CAN1 Control Register 1	C1CTRL1	X000 00XX <sub>2</sub> <sup>(3)</sup>
025216	CAN1 Sleep Control Register	C1SLPR	XXXX XXX02
025316			
025416 025516	CAN1 Acceptance Filter Support Register	C1AFS	0016 <sup>(3)</sup> 0116 <sup>(3)</sup>
025616			
025716			
025816			
025916			
025A16			
025B16			
025C16			
025D16			
025E16			
025F16			

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

#### NOTES:

1. The BANKSEL bit in the C0CTRL1 register switches functions for addresses 022016 to 023F16.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and applying the clock to the CAN module.
3. Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and applying the clock to the CAN module.

Address	Register	Symbol	Value after RESET
02BA16	CAN1 Message Slot 10 Control Register / CAN1 Local Mask Register B Extended ID0	C1MCTL10/ C1LMBR2	0000 0000 <sup>(2)</sup> XXXX 0000 <sup>(2)</sup>
02BB16	CAN1 Message Slot 11 Control Register / CAN1 Local Mask Register B Extended ID1	C1MCTL11/ C1LMBR3	0016 <sup>(2)</sup> 0016 <sup>(2)</sup>
02BC16	CAN1 Message Slot 12 Control Register / CAN1 Local Mask Register B Extended ID2	C1MCTL12/ C1LMBR4	0000 0000 <sup>(2)</sup> XX00 0000 <sup>(2)</sup>
02BD16	CAN1 Message Slot 13 Control Register	C1MCTL13	0016 <sup>(2)</sup>
02BE16	CAN1 Message Slot 14 Control Register	C1MCTL14	0016 <sup>(2)</sup>
02BF16	CAN1 Message Slot 15 Control Register	C1MCTL15	0016 <sup>(2)</sup>
02C016 02C116	X0 Register Y0 Register	X0R,Y0R	XX16 XX16
02C216 02C316	X1 Register Y1 Register	X1R,Y1R	XX16 XX16
02C416 02C516	X2 Register Y2 Register	X2R,Y2R	XX16 XX16
02C616 02C716	X3 Register Y3 Register	X3R,Y3R	XX16 XX16
02C816 02C916	X4 Register Y4 Register	X4R,Y4R	XX16 XX16
02CA16 02CB16	X5 Register Y5 Register	X5R,Y5R	XX16 XX16
02CC16 02CD16	X6 Register Y6 Register	X6R,Y6R	XX16 XX16
02CE16 02CF16	X7 Register Y7 Register	X7R,Y7R	XX16 XX16
02D016 02D116	X8 Register Y8 Register	X8R,Y8R	XX16 XX16
02D216 02D316	X9 Register Y9 Register	X9R,Y9R	XX16 XX16
02D416 02D516	X10 Register Y10 Register	X10R,Y10R	XX16 XX16
02D616 02D716	X11 Register Y11 Register	X11R,Y11R	XX16 XX16
02D816 02D916	X12 Register Y12 Register	X12R,Y12R	XX16 XX16
02DA16 02DB16	X13 Register Y13 Register	X13R,Y13R	XX16 XX16
02DC16 02DD16	X14 Register Y14 Register	X14R,Y14R	XX16 XX16
02DE16 02DF16	X15 Register Y15 Register	X15R,Y15R	XX16 XX16

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

#### NOTES:

1. The BANKSEL bit in the C1CTLR1 register switches functions for addresses 02A016 to 02BF16.
2. Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and applying the clock to the CAN module.

**Table 5.2 Recommended Operating Conditions**(V<sub>CC1</sub>= V<sub>CC2</sub>=3.0V to 5.5V at T<sub>OPR</sub>= -20 to 85°C unless otherwise specified)

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply Voltage (V <sub>CC1</sub> ≥ V <sub>CC2</sub> )	3.0	5.0	5.5	V
A <sub>VCC</sub>	Analog Supply Voltage		V <sub>CC1</sub>		V
V <sub>SS</sub>	Supply Voltage		0		V
A <sub>VSS</sub>	Analog Supply Voltage		0		V
V <sub>IH</sub>	Input High ("H") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 <sup>(4)</sup>	0.8V <sub>CC2</sub>		V <sub>CC2</sub>
		P60-P67, P72-P77, P80-P87 <sup>(3)</sup> , P90-P97, P100-P107, P140-P146, P150-P157 <sup>(4)</sup> , X <sub>IN</sub> , <u>RESET</u> , CNV <sub>SS</sub> , BYTE	0.8V <sub>CC1</sub>		V <sub>CC1</sub>
		P70, P71	0.8V <sub>CC1</sub>	6.0	
		P00-P07, P10-P17 (in single-chip mode)	0.8V <sub>CC2</sub>		V <sub>CC2</sub>
		P00-P07, P10-P17 (in memory expansion mode and microprocessor mode)	0.5V <sub>CC2</sub>		V <sub>CC2</sub>
V <sub>IL</sub>	Input Low ("L") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120-P127, P130-P137 <sup>(4)</sup>	0		0.2V <sub>CC2</sub>
		P60-P67, P72-P77, P80-P87 <sup>(3)</sup> , P90-P97, P100-P107, P140-P146, P150-P157 <sup>(4)</sup> , X <sub>IN</sub> , <u>RESET</u> , CNV <sub>SS</sub> , BYTE	0		0.2V <sub>CC1</sub>
		P00-P07, P10-P17 (in single-chip mode)	0		0.2V <sub>CC2</sub>
		P00-P07, P10-P17 (in memory expansion mode and microprocessor mode)	0		0.16V <sub>CC2</sub>
I <sub>O(H)</sub> (peak)	Peak Output High ("H") Current <sup>(2)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			-10.0 mA
I <sub>O(H)</sub> (avg)	Average Output High ("H") Current <sup>(1)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			-5.0 mA
I <sub>O(L)</sub> (peak)	Peak Output Low ("L") Current <sup>(2)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			10.0 mA
I <sub>O(L)</sub> (avg)	Average Output Low ("L") Current <sup>(1)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			5.0 mA

## NOTES:

1. Typical values when average output current is 100ms.
2. Total I<sub>O(L)</sub>(peak) for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be 80mA or less.  
Total I<sub>O(L)</sub>(peak) for P3, P4, P5, P6, P7, P80 to P84, P12 and P13 must be 80mA or less.  
Total I<sub>O(H)</sub>(peak) for P0, P1, P2, and P11 must be -40mA or less.  
Total I<sub>O(H)</sub>(peak) for P86, P87, P9, P10, P14 and P15 must be -40mA or less.  
Total I<sub>O(H)</sub>(peak) for P3, P4, P5, P12 and P13 must be -40mA or less.  
Total I<sub>O(H)</sub>(peak) for P6, P7, and P80 to P84 must be -40mA or less.
3. V<sub>IH</sub> and V<sub>IL</sub> reference for P87 applies when P87 is used as a programmable input port.  
It does not apply when P87 is used as X<sub>CIN</sub>.
4. P11 to P15 are provided in the 144-pin package only.

$V_{CC1}=V_{CC2}=5V$ **Timing Requirements**(V<sub>CC1</sub>=V<sub>CC2</sub>=4.2 to 5.5V, V<sub>SS</sub>=0V at T<sub>OPR</sub>=-20 to 85°C unless otherwise specified)**Table 5.11 Timer A Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>C(TA)</sub>	TA <sub>IN</sub> Input Cycle Time	100		ns
t <sub>W(TAH)</sub>	TA <sub>IN</sub> Input High ("H") Width	40		ns
t <sub>W(TAL)</sub>	TA <sub>IN</sub> Input Low ("L") Width	40		ns

**Table 5.12 Timer A Input (Gate Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>C(TA)</sub>	TA <sub>IN</sub> Input Cycle Time	400		ns
t <sub>W(TAH)</sub>	TA <sub>IN</sub> Input High ("H") Width	200		ns
t <sub>W(TAL)</sub>	TA <sub>IN</sub> Input Low ("L") Width	200		ns

**Table 5.13 Timer A Input (External Trigger Input in One-Shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>C(TA)</sub>	TA <sub>IN</sub> Input Cycle Time	200		ns
t <sub>W(TAH)</sub>	TA <sub>IN</sub> Input High ("H") Width	100		ns
t <sub>W(TAL)</sub>	TA <sub>IN</sub> Input Low ("L") Width	100		ns

**Table 5.14 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>W(TAH)</sub>	TA <sub>IN</sub> Input High ("H") Width	100		ns
t <sub>W(TAL)</sub>	TA <sub>IN</sub> Input Low ("L") Width	100		ns

**Table 5.15 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>C(UP)</sub>	TA <sub>OUT</sub> Input Cycle Time	2000		ns
t <sub>W(UPH)</sub>	TA <sub>OUT</sub> Input High ("H") Width	1000		ns
t <sub>W(UPL)</sub>	TA <sub>OUT</sub> Input Low ("L") Width	1000		ns
t <sub>SU(UP-TIN)</sub>	TA <sub>OUT</sub> Input Setup Time	400		ns
t <sub>H(TIN-UP)</sub>	TA <sub>OUT</sub> Input Hold Time	400		ns

$V_{CC1}=V_{CC2}=5V$ **Timing Requirements****( $V_{CC1} = V_{CC2} = 4.2$  to  $5.5V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)****Table 5.16 Timer B Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time (counted on one edge)	100		ns
tw(TBH)	TBiN Input High ("H") Width (counted on one edge)	40		ns
tw(TBL)	TBiN Input Low ("L") Width (counted on one edge)	40		ns
tc(TB)	TBiN Input Cycle Time (counted on both edges)	200		ns
tw(TBH)	TBiN Input High ("H") Width (counted on both edges)	80		ns
tw(TBL)	TBiN Input Low ("L") Width (counted on both edges)	80		ns

**Table 5.17 Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Width	200		ns
tw(TBL)	TBiN Input Low ("L") Width	200		ns

**Table 5.18 Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Width	200		ns
tw(TBL)	TBiN Input Low ("L") Width	200		ns

**Table 5.19 A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(AD)	AD <sub>TRG</sub> Input Cycle Time (required for trigger)	1000		ns
tw(ADL)	AD <sub>TRG</sub> Input Low ("L") Width	125		ns

**Table 5.20 Serial I/O**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(CK)	CLK <sub>i</sub> Input Cycle Time	200		ns
tw(CKH)	CLK <sub>i</sub> Input High ("H") Width	100		ns
tw(CKL)	CLK <sub>i</sub> Input Low ("L") Width	100		ns
td(C-Q)	TxD <sub>i</sub> Output Delay Time		80	ns
th(C-Q)	TxD <sub>i</sub> Hold Time	0		ns
tsu(D-C)	RxD <sub>i</sub> Input Setup Time	30		ns
th(C-Q)	RxD <sub>i</sub> Input Hold Time	90		ns

**Table 5.21 External Interrupt INT<sub>i</sub> Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	INT <sub>i</sub> Input High ("H") Width	250		ns
tw(INL)	INT <sub>i</sub> Input Low ("L") Width	250		ns





Figure 5.5 Vcc1=Vcc2=5V Timing Diagram (3)

Figure 5.6  $V_{CC1}=V_{CC2}=5V$  Timing Diagram (4)

$V_{CC1}=V_{CC2}=3.3V$ 

**Table 5.24 Electrical Characteristics ( $V_{CC1}=V_{CC2}=3.0$  to  $3.6V$ ,  $V_{SS}=0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  
 $f(BCLK)=24MHz$  unless otherwise specified)**

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
$V_{OH}$	Output High ("H") Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub>	$I_{OH}=-1mA$	$V_{CC2}-0.6$		$V_{CC2}$	V	
		P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> - P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>		$V_{CC1}-0.6$		$V_{CC1}$	V	
	X <sub>OUT</sub>		$I_{OH}=-0.1mA$	2.7		$V_{CC1}$	V	
	X <sub>COUT</sub>	High Power	No load applied		2.5		V	
		Low Power	No load applied		1.6		V	
$V_{OL}$	Output Low ("L") Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> - P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> - P15 <sub>7</sub> <sup>(1)</sup>	$I_{OL}=1mA$			0.5	V	
		X <sub>OUT</sub>	$I_{OL}=0.1mA$			0.5	V	
	X <sub>COUT</sub>	High Power	No load applied		0		V	
		Low Power	No load applied		0		V	
$V_{T+}$ - $V_{T-}$	Hysteresis	HOLD, RDY, TA0IN-TA4IN, TB0IN-TB5IN, INT0-INT5, AD <sub>TRG</sub> , CTS0-CTS4, CLK0- CLK4, TA0OUT-TA4OUT, NMI, K10-K13, RxD0- Rx <sub>D4</sub> , SCL0-SCL4, SDA0-SDA4		0.2		1.0	V	
		RESET		0.2		1.8	V	
$I_{IH}$	Input High ("H") Current	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> - P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNVss, BYTE	$V_I=3V$			4.0	$\mu A$	
$I_{IL}$	Input Low ("L") Current	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> - P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNVss, BYTE	$V_I=0V$			-4.0	$\mu A$	
$R_{PULLUP}$	Pull-up Resistance	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> - P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>	$V_I=0V$	Flash Memory	66	120	500	$k\Omega$
				Masked ROM	40	70	500	$k\Omega$
$R_{fxIN}$	Feedback Resistance	X <sub>IN</sub>				3.0		$M\Omega$
$R_{fxCIN}$	Feedback Resistance	X <sub>CIN</sub>				20.0		$M\Omega$
$V_{RAM}$	RAM Standby Voltage	in stop mode			2.0			V
$I_{CC}$	Power Supply Current	Measurement condition: In single-chip mode, output pins are left open and other pins are connected to V <sub>SS</sub> .	$f(BCLK)=24$ MHz, Square wave, No division			22	35	$mA$
			$f(BCLK)=32$ kHz, In wait mode, $T_{opr}=25^{\circ}C$			10		$\mu A$
			While clock stops, $T_{opr}=25^{\circ}C$			0.8	5	$\mu A$
			While clock stops, $T_{opr}=85^{\circ}C$				50	$\mu A$

## NOTES:

1. P11 to P15 are provided in the 144-pin package only.

$V_{CC1}=V_{CC2}=3.3V$ 

**Table 5.25 A/D Conversion Characteristics ( $V_{CC1}=V_{CC2}=AV_{CC}=V_{REF}=3.0$  to  $3.6V$ ,  $V_{SS}=AV_{SS}=0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  $f(BCLK) = 24MHz$  unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	$V_{REF}=V_{CC1}$			10	Bits
INL	Integral Nonlinearity Error	No S&H (8-bit)	$V_{CC1}=V_{CC2}=V_{REF}=3.3V$		$\pm 2$	LSB
DNL	Differential Nonlinearity Error	No S&H (8-bit)			$\pm 1$	LSB
-	Offset Error	No S&H (8-bit)			$\pm 2$	LSB
-	Gain Error	No S&H (8-bit)			$\pm 2$	LSB
R <sub>LADDER</sub>	Resistor Ladder	$V_{REF}=V_{CC1}$	8	40	kΩ	
t <sub>CONV</sub>	8-bit Conversion Time <sup>(1, 2)</sup>		6.1			μs
V <sub>REF</sub>	Reference Voltage		3		V <sub>CC1</sub>	V
V <sub>IA</sub>	Analog Input Voltage		0		V <sub>REF</sub>	V

S&amp;H: Sample and Hold

## NOTES:


1. Divide f(X<sub>IN</sub>), if exceeding 10 MHz, to keep φAD frequency at 10 MHz or less.
2. S&H not available.


**Table 5.26 D/A Conversion Characteristics ( $V_{CC1}=V_{CC2}=V_{REF}=3.0$  to  $3.6V$ ,  $V_{SS}=AV_{SS}=0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  $f(BCLK) = 24MHz$  unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t <sub>su</sub>	Setup Time				3	μs
R <sub>O</sub>	Output Resistance		4	10	20	kΩ
I <sub>VREF</sub>	Reference Power Supply Input Current	(Note 1)			1.0	mA

## NOTES:

1. Measurement results when using one D/A converter. The DAi register (i=0, 1) of the D/A converter, not being used, is set to "00<sub>16</sub>". The resistor ladder in the A/D converter is excluded.
- I<sub>VREF</sub> flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V<sub>REF</sub> connection).

Figure 5.7  $V_{CC1}=V_{CC2}=3.3V$  Timing Diagram (1)

Figure 5.10  $V_{CC1}=V_{CC2}=3.3V$  Timing Diagram (4)

V<sub>CC1</sub>=V<sub>CC2</sub>=5V**Table 5.45 A/D Conversion Characteristics (V<sub>CC1</sub>=V<sub>CC2</sub>=4.2 to 5.5V, V<sub>SS</sub>=0V at T<sub>OPR</sub>= -40 to 85°C (T version), f(BCLK)=32MHz unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	V <sub>REF</sub> =V <sub>CC1</sub>			10	Bits
INL	Integral Nonlinearity Error	V <sub>REF</sub> =V <sub>CC1</sub> =V <sub>CC2</sub> =5V	AN <sub>0</sub> to AN <sub>7</sub> , AN <sub>00</sub> to AN <sub>07</sub> , AN <sub>20</sub> to AN <sub>27</sub> , AN <sub>150</sub> to AN <sub>157</sub> , ANEX <sub>0</sub> , ANEX <sub>1</sub>		±3	LSB
			External op-amp connection mode		±7	LSB
DNL	Differential Nonlinearity Error				±1	LSB
-	Offset Error				±3	LSB
-	Gain Error				±3	LSB
R <sub>LADDER</sub>	Resistor Ladder	V <sub>REF</sub> =V <sub>CC1</sub>	8		40	kΩ
t <sub>CONV</sub>	10-bit Conversion Time <sup>(1, 2)</sup>		2.06			μs
t <sub>CONV</sub>	8-bit Conversion Time <sup>(1, 2)</sup>		1.75			μs
t <sub>SAMP</sub>	Sampling Time <sup>(1)</sup>		0.188			μs
V <sub>REF</sub>	Reference Voltage		2		V <sub>CC1</sub>	V
V <sub>IA</sub>	Analog Input Voltage		0		V <sub>REF</sub>	V

## NOTES:


1. Divide f(X<sub>IN</sub>), if exceeding 16 MHz, to keep φAD frequency at 16 MHz or less.
2. With using the sample and hold function.

**Table 5.46 D/A Conversion Characteristics (V<sub>CC1</sub>=V<sub>CC2</sub>=4.2 to 5.5V, V<sub>SS</sub>=0V at T<sub>OPR</sub>= -40 to 85°C (T version), f(BCLK)=32MHz unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t <sub>SU</sub>	Setup Time				3	μs
R <sub>O</sub>	Output Resistance		4	10	20	kΩ
I <sub>VREF</sub>	Reference Power Supply Input Current	(Note 1)			1.5	mA




## NOTES:

1. Measurement when using one D/A converter. The DAI register (i=0, 1) of the D/A converter, not being used, is set to "0010". The resistor ladder in the A/D converter is excluded.
- I<sub>VREF</sub> flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V<sub>REF</sub> connection).

**Figure 5.13**  $V_{CC1}=V_{CC2}=5V$  Timing Diagram

**PLQP0100KB-A (100P6Q-A)**

JEITA Package Code	RENESAS Code	Previous Code	Mass[Typ.]
P-LQFP100-14x14-0.50	PLQP0100KB-A	100P6Q-A	0.6g

**Plastic 100pin 14X14mm body LQFP**

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.7
A1	0	0.1	0.2
A2	—	1.4	—
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	13.9	14.0	14.1
E	13.9	14.0	14.1
[e]	—	0.5	—
HD	15.8	16.0	16.2
HE	15.8	16.0	16.2
L	0.3	0.5	0.7
L1	—	1.0	—
Lp	0.45	0.6	0.75
[A3]	—	0.25	—
x	—	—	0.08
y	—	—	0.1
$\theta$	$0^\circ$	—	$10^\circ$
b2	—	0.225	—
l2	0.9	—	—
MD	—	14.4	—
ME	—	14.4	—