



Welcome to <u>E-XFL.COM</u>

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	AVR
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	32
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFQFN Exposed Pad
Supplier Device Package	44-VQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/atmel/atmega164p-15mt1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1. Pin Configurations





Figure 1-1. Pinout ATmega164P/324P/644P




² ATmega164P/324P/644P

2. Overview

The ATmega164P/324P/644P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega164P/324P/644P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.





The ATmega164P/324P/644P provides the following features: 16/32/64K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512B/1K/2K bytes EEPROM, 1/2/4K bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), three flexible Timer/Counters with compare modes and PWM, 2 USARTs, a byte oriented 2-wire Serial Interface, a 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Powersave mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The Onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega164P/324P/644P is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega164P/324P/644P AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

2.2 Comparison Between ATmega164P, ATmega324P and ATmega644P

Device	Flash	EEPROM	RAM
ATmega164P	16 Kbyte	512 Bytes	1 Kbyte
ATmega324P	32 Kbyte	1 Kbyte	2 Kbyte
ATmega644P	64 Kbyte	2 Kbyte	4 Kbyte

 Table 2-1.
 Differences between ATmega164P and ATmega644P

Automotive Quality Grade

The ATmega164P/324P/644P have been developed and manufactured according to the most stringent requirements of the international standard ISO-TS-16949. This data sheet contains limit values extracted from the results of extensive characterization (Temperature and Voltage). The quality and reliability of the ATmega164P/324P/644P have been verified during regular product qualification as per AEC-Q100 grade 1.

As indicated in the ordering information paragraph, the products are available in three different temperature grades, but with equivalent quality and reliability objectives. Different temperature identifiers have been defined as listed in Table 1.

Temperature	Temperature Identifier	Comments
-40 ; +85	Т	Similar to Industrial Temperature Grade but with Automotive Quality
-40 ; +105	T1	Reduced Automotive Temperature Range
-40 ; +125	Z	Full AutomotiveTemperature Range

Table 1. Temperature Grade Identification for Automotive Products



Address	Nomo	Dit 7	Dit 6	Dit 5	Dit 4	Di4 2	Dit 2	Di4 1	Dit 0	Paga
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	-	-	-	-		-	-	-	
(0xFE)	Reserved	-	-	-	-	-	-	-	-	
(0xFD)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xFC) (0xFB)	Reserved	-	-	-	-	-	-	-	-	
(0xFA)	Reserved	-	-	-	-	-	-	-	-	
(0xF9)	Reserved		-	-		-				
(0xF8)	Reserved	-	-	-	-	-	-	-	-	
(0xF7)	Reserved	-	-	-	-	-	_	-	-	
(0xF6)	Reserved	-	-	-	-	-	-	-	-	
(0xF5)	Reserved	-	-	-	-		-	-	-	
(0xF4)	Reserved	-	-	-	-	-	-	-	-	
(0xF3)	Reserved	-	-	-	-	-	-	-	-	
(0xF2)	Reserved	-	-	-	-	-	-	-	-	
(0xF1)	Reserved	-	-	-	-		-	-	-	
(0xF0)	Reserved	-	-	-	-	-	-	-	-	
(0xEF)	Reserved	-	-	-	-		-	-	-	
(0xEE)	Reserved	-	-	-	-	-	-	-	-	
(0xED)	Reserved	-	-	-	-	-	-	-	-	
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB)	Reserved	-	-	-	-		-	-	-	
(0xEA)	Reserved	-	-	-	-	-	-	-	-	
(0xE9)	Reserved	-	-	-	-	-	-	-	-	
(0xE8)	Reserved	-	-	-	-	-	-	-	-	
(0xE7)	Reserved	-	-	-	-		-	-	-	
(0xE6)	Reserved	-	-	-	-	-	-	-	-	
(0xE5)	Reserved	-	-	-	-	-	-	-	-	
(0xE4)	Reserved	-	-	-	-	-	-	-	-	
(0xE3)	Reserved	-	-	-	-		-	-	-	
(0xE2)	Reserved	-	-	-	-	-	-	-	-	
(0xE1)	Reserved	-	-	-	-		-	-	-	
(0xE0)	Reserved	-	-	-	-		-	-	-	
(0xDF)	Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD)	Reserved	-	-	-	-	-	-	-	-	
(0xDC)	Reserved	-	-	-	-	-	-	-	-	
(0xDB) (0xDA)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xDA) (0xD9)	Reserved	-	-	-	-	-	-	-	-	
(0xD8)	Reserved	-	-	-		-		-	-	
(0xD7)	Reserved	-	-	-	-	-	-	-	-	
(0xD6)	Reserved	-	-	-	-	-	-	-	-	
(0xD5)	Reserved	-	-	-	-	-	-	-	-	
(0xD4)	Reserved	-	-	-	-	-	-	-	-	
(0xD3)	Reserved	-	-	-	-	-	-	-	-	
(0xD2)	Reserved	-	-	-	-	-	-	-	-	
(0xD1)	Reserved	-	-	-	-	-	-	-	-	
(0xD0)	Reserved	-	-	-	-	-	-	-	-	
(0xCF)	Reserved	-	-	-	-	-	-	-	-	
(0xCE)	UDR1				USART1 I/C	Data Register				188
(0xCD)	UBRR1H	-	-	-	-			te Register High E	Syte	192/205
(0xCC)	UBRR1L				JSART1 Baud Ra					192/205
(0xCB)	Reserved	-	-	-	-	-	-	-	-	
(0xCA)	UCSR1C	UMSEL11	UMSEL10	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	190/204
(0xC9)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	189/203
(0xC8)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	188/203
(0xC7)	Reserved	-	-	-	-	-	-	-	-	
(0xC6)	UDR0					Data Register				188
(0xC5)	UBRR0H	-	-	-	-			te Register High E	syte	192/205
(0xC4)	UBRROL	-			JSART0 Baud Ra	-				192/205
(0xC3)	Reserved	-	-	-	-	-	-	-	-	400/004
(0xC2)	UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	190/204
(0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	189/203
(0xC0)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	188/203

3. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	-	-	-	-	-	-	-	-	
(0xBE)	Reserved	-	-	-	-	-	-	-	-	
(0xBD)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	-	234
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	231
(0xBB)	TWDR		-	-	2-wire Serial Inte	erface Data Regis	ter		-	233
(0xBA)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	234
(0xB9)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	233
(0xB8)	TWBR				-wire Serial Interf	ace Bit Rate Reg				231
(0xB7) (0xB6)	Reserved ASSR	-	- EXCLK	- AS2	- TCN2UB	- OCR2AUB	- OCR2BUB	- TCR2AUB	- TCR2BUB	157
(0xB6) (0xB5)	Reserved	-	-	-	-	-		-		157
(0xB4)	OCR2B				er/Counter2 Out	put Compare Reg				157
(0xB3)	OCR2A					put Compare Reg				157
(0xB2)	TCNT2				Timer/Co	unter2 (8 Bit)				156
(0xB1)	TCCR2B	FOC2A	FOC2B	-	-	WGM22	CS22	CS21	CS20	155
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	152
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB) (0xAA)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xAA) (0xA9)	Reserved	-	-	-	-	-	-	-	-	
(0xA9) (0xA8)	Reserved	-	-	-	-	-	-	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	-	-	-	-	-	-	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	Reserved	-	-	-	-	-	-	-	-	
(0xA1)	Reserved	-	-	-	-	-	-	-	-	
(0xA0)	Reserved	-	-	-	-	-	-	-	-	
(0x9F)	Reserved	-	-	-	-	-	-	-	-	
(0x9E) (0x9D)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved	-			-	-	-	-	-	
(0x9B)	Reserved	-	-	-	-	-	-	-	-	
(0x9A)	Reserved	-	-	-	-	-	-	-	-	
(0x99)	Reserved	-	-	-	-	-	-	-	-	
(0x98)	Reserved	-	-	-	-	-	-	-	-	
(0x97)	Reserved	-	-	-	-	-	-	-	-	
(0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x95)	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-				-	-		-	
(0x93) (0x92)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0x92) (0x91)	Reserved	-	-	-	-	-	-	-	-	
(0x90)	Reserved	-	-	-	-	-	-	-	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	Reserved	-	-	-	-	-	-	-	-	
(0x8C)	Reserved	-	-	-	-	-	-	-	-	
(0x8B)	OCR1BH					ompare Register				136
(0x8A)	OCR1BL					Compare Register				136
(0x89)	OCR1AH					compare Register				136
(0x88) (0x87)	OCR1AL ICR1H					Compare Register				136 137
(0x87) (0x86)	ICR1H ICR1L					Capture Register	* /			137
(0x85)	TCNT1H					unter Register Hig				136
(0x84)	TCNT1L					unter Register Lo				136
(0x83)	Reserved	-	-	-	-	-	-	-	-	
(0x82)	TCCR1C	FOC1A	FOC1B	-	-	-	-	-	-	135
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	134
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	132
(0x7F)	DIDR1	-	-	-	-	-	-	AIN1D	AIN0D	238
(0x7E)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	258



matrix matrix <thmatrix< <="" th=""><th>Address</th><th>Name</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th>Bit 1</th><th>Bit 0</th><th>Page</th></thmatrix<>	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(DVC) ADMAX REF30 REF30 ADMA ADMA MUX0 MUX0 MUX0 PAUR (0x74) ADCSBA ADBA ADCB ADDB ADDB ADTSA ADTSA ADTSA ADSB 220 (0x74) ADCSBA ADCB ADDE ADTSA ADPSA			Dit 7		Dit 5	Dit 4	Dit 5	Dit 2	Bit I	Bit V	i age
Gen/TA ACCERA APCH APT APT APTSIN APTSIN APTSIN APTSIN			REFS1		ADLAR	MUX4	MUX3	- MUX2	- MUX1	MUX0	254
(DVA) ACSSA ADEA ADE ADE ADE ADE ADES ADES ADES ZZ (0.77) Restrict - - ADC - </td <td>. ,</td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	. ,				-						
Orm ADD. December Los yets Second					ADATE						
OUT-0 Reserved - - <t< td=""><td></td><td>ADCH</td><td></td><td></td><td></td><td>ADC Data Re</td><td>egister High byte</td><td>1</td><td></td><td></td><td>257</td></t<>		ADCH				ADC Data Re	egister High byte	1			257
DUTG Reserved - - -	(0x78)	ADCL				ADC Data Re	egister Low byte				257
Out-Op Reserved · · <	(0x77)	Reserved	-	-	-	-	-	-	-	-	
(Dr/0) Reserved ·	(0x76)	Reserved	-	-	-	-	-	-	-	-	
Dor.79/L PCM52 PCM72 PCM73 PCM72 PCM73 PCM74	(0x75)	Reserved	-	-	-	-	-	-	-	-	
IDPC70 Rear-end (Dr71) Rear-end (Dr72) Rear-end (Dr72) IDPC IDPC IDPC (Dr72) Rear-end (Dr72) INSR(I) - IDPC <											
Ch/T11 Reserved ·					PCINT29		-				70
Dr.Ovi TM9RC · · · · · · OCIE 20 OFIE 20 T98 (b/def) TM8R0 · · IDET · OCIE 00 OCIE A0 TODE 11 177 (b/def) TM8R0 · · PCMT20 PCMT21 PCMT21 PCMT21 PCMT11 PCMT10 PCMT0					-						
0x04F) TMSR0 · · 0x04F1 0x04F1 TOBE1 197 0x046) PCMSR2 PCNT22 PCNT21 PCNT21 PCNT21 PCNT21 PCNT21 PCNT21 PCNT21 PCNT21 PCNT21 PCNT11 PCNT14 PCNT14 PCNT10 PC	. ,			-			-				450
Dubble TMMSK0 · · · PCM702 PCM712 PCM712 PCM712 PCM712 PCM713 PCM716 PCM717 <	. ,			-			-				
(b)0.0) PCMSKI PCNT12 PCNT21 PCNT21 PCNT21 PCNT21 PCNT14 PCNT10 PCNT1											
(bodg) PCMBK0 PCINT10 PCINT12 PCINT13 PCINT12 PCINT12 PCINT12 PCINT2											
10x80; PCMRT0 PCMRT0 PCMRT3	. ,			1		1			1		
(bMA) Reserved · <											
(10.00) EICRA ISC21 ISC21 <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>											
(DeB) PCICB PCICB PCICB PCICB PCIE1 PCIE1 PCIE0 69 (DMP) Reserved -<											67
(De7) Reserved · <			-	-							
(0.65) Reserved ·			-	-	-	-	-				
(0x4d) PREM PRTIM0 PRUMART1 PRTIM1 PRUSART0 PRUSUST3 PRUSDR3 PRUSA	(0x66)	OSCCAL		•		Oscillator Cal	ibration Register		•	•	40
(0.63) Reserved . <	(0x65)	Reserved	-	-	-	-	-	-	-	-	
(bb2) Reserved · <t< td=""><td>(0x64)</td><td>PRR</td><td>PRTWI</td><td>PRTIM2</td><td>PRTIM0</td><td>PRUSART1</td><td>PRTIM1</td><td>PRSPI</td><td>PRUSART0</td><td>PRADC</td><td>48</td></t<>	(0x64)	PRR	PRTWI	PRTIM2	PRTIM0	PRUSART1	PRTIM1	PRSPI	PRUSART0	PRADC	48
(hesh) CLKPR CLKPR CLKPR CLKPR CLKPR CLKPR CLKPR CLKPR CLKPR MDF MDF <td>(0x63)</td> <td>Reserved</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td></td>	(0x63)	Reserved	-	-	-	-	-	-	-	-	
(mbs) WDFCSR WDIF WDIE WDP3 WDC2 WDE WDP2 WDP1 WDP0 60 0x3F (0x5F) SREG I T H S V N Z C 10 0x3E (0x5F) SPH SP13 SP12 SP11 SP10 SP2 SP8 11 0x3E (0x5F) Reserved -	(0x62)	Reserved	-	-	-	-	-	-	-	-	
0.5% SREG I T H S V N Z C 10 0.48 (0x5E) SPH SP15 SP14 SP13 SP12 SP11 SP10 SP9 SP3 11 0.43 (0x5C) Reserved -	(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	40
0x3E (0x5E) SPH SP15 SP14 SP13 SP12 SP11 SP10 SP9 SP8 11 0x3C (0x5C) Reserved -											
0x30 (0x50) SPL SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0 11 0x30 (0x50) Reserved -	. ,										
0.3C (0x5C) Reserved ·	. ,										
0x38 (0x58) Reserved .											11
0x34 (0x54) Reserved .						1					
0x39 (0x59) Reserved ·	. ,								1		
0x38 (0x58) Reserved ·											
0x37 (0x57) SPMCSR SPMIE RWWSB SIGRD RWWSRE BLBSET PGWRT PGERS SPMEN 290 0x36 (0x56) Reserved - <t< td=""><td>. ,</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	. ,										
0x36 (0x56) Reserved - IVCE 91/274 0x33 (0x53) SMCR - - - JTRF WDRF BORF EXTRF PORF 59/274 0x33 (0x53) SMCR - - - - SM2 SM1 SM0 SE 47 0x33 (0x53) SMCR -	. ,			RWWSB							290
0x35 (0x55) MCUCR JTD BODS BODSE PUD IVSEL IVCE 91/274 0x34 (0x54) MCUSR - - JTRF WDRF BORF EXTRF PORF 59/274 0x33 (0x53) SMCR - - SM2 SM1 SM0 SE 47 0x31 (0x51) OCDR - <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>											
0x33 (0x53) SMCR - - SM2 SM1 SM0 SE 47 0x32 (0x52) Reserved -	. ,		JTD	BODS	BODSE	PUD	-	-	IVSEL	IVCE	91/274
0x32 (0x52) Reserved .	0x34 (0x54)	MCUSR	-	-	-	JTRF	WDRF	BORF	EXTRF	PORF	59/274
Ox31 (Ox51) OCDR On-Chip Debug Register 264 Ox30 (0x50) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 256 0x2F (0x4F) Reserved - 169 0x20 (x42) SPR0 SPR0 SPR0 167 - - - 28 0x42 (x44) GPIOR1 - - - - 28 0x42 (x44) GPIOR1 - - - - - <td< td=""><td>0x33 (0x53)</td><td>SMCR</td><td>-</td><td>-</td><td>-</td><td>-</td><td>SM2</td><td>SM1</td><td>SM0</td><td>SE</td><td>47</td></td<>	0x33 (0x53)	SMCR	-	-	-	-	SM2	SM1	SM0	SE	47
Ox30 (0x50) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 256 0x2F (0x4F) Reserved - 28 0x20 (0x49) Reserved - - - - - 28 0x24 (0x49) Reserved - - - - - - - - - - 109 0x26 (0x49) Reserved - - 109 0x27 (0x47)	0x32 (0x52)	Reserved	-	-	-	-	-	-	-	-	
Ox2F (0x4F) Reserved .	0x31 (0x51)	OCDR			·	On-Chip D	ebug Register			·	264
Ox2E (0x4E) SPDR SPIF0 WCOL0 SPI 0 Data Register 169 0x2D (0x4D) SPSR SPIF0 WCOL0 - - SPI2X0 168 0x2C (0x4C) SPCR SPIE0 SPE0 DORD0 MSTR0 CPOL0 CPHA0 SPR1 SPR00 167 0x28 (0x4B) GPIOR2						ACI					256
0x20 (0x40) SPSR SPIF0 WCOL0 SPI2X0 168 0x20 (0x40) SPCR SPIE0 SPE0 DORD0 MSTR0 CPOL0 CPHA0 SPR01 SPR00 167 0x28 (0x48) GPIOR2 General Purpose I/O Register 2 28 28 0x29 (0x49) Reserved . <td>. ,</td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td>	. ,		-	-	-	-		-	-	-	
Ox2C (0x4C) SPCR SPIE0 SPE0 DORD0 MSTR0 CPOL0 CPHA0 SPR01 SPR00 167 0x2B (0x4B) GPIOR2	. ,						ata Register			-	
Ox28 (0x48) GPIOR2 General Purpose I/O Register 2 28 0x24 (0x4A) GPIOR1 General Purpose I/O Register 1 28 0x29 (0x49) Reserved - - - 28 0x28 (0x48) OCR0B Timer/Counter0 Output Compare Register B 109 109 0x26 (0x46) TCNT0 Timer/Counter0 Output Compare Register A 108 108 0x26 (0x46) TCNT0 Timer/Counter0 Output Compare Register A 108 109 0x26 (0x44) TCCR0B FOC0A FOC0B - - WGM02 CS02 CS01 CS00 107 0x26 (0x44) TCCR0A COM0A0 COM0B1 COM0B0 - - WGM01 WGM00 109 0x22 (0x43) GTCCR TSM - - WGM02 EEPROM Address Register High Byte 23 23 0x21 (0x41) EEARH - - - EEPROM Address Register Low Byte 23 23 0x21 (0x42) EEARH - - -	. ,						-				
Ox2A (0x4A) GPIOR1 General Purpose I/O Register 1 28 0x29 (0x49) Reserved - <td></td> <td></td> <td>SPIE0</td> <td>SPE0</td> <td>DORD0</td> <td></td> <td></td> <td></td> <td>SPR01</td> <td>SPR00</td> <td></td>			SPIE0	SPE0	DORD0				SPR01	SPR00	
0x29 (0x49) Reserved -	. ,						•				
0x28 (0x48) OCR0B Timer/Counter0 Output Compare Register B 109 0x27 (0x47) OCR0A Timer/Counter0 Output Compare Register A 108 0x26 (0x46) TCNT0 Timer/Counter0 Qutput Compare Register A 108 0x25 (0x45) TCCR0B FOC0A FOC0B - - WGM02 CS02 CS01 CS00 107 0x24 (0x44) TCCR0A COM0A1 COM0A0 COM0B1 COM0B0 - - WGM01 WGM00 109 0x23 (0x43) GTCCR TSM - - - PSR2 PSR4310 159 0x22 (0x42) EEARH - - - - PSR2 PSR54310 159 0x21 (0x41) EEARL EEPROM Address Register Low Byte 23 <td< td=""><td>. ,</td><td></td><td></td><td></td><td></td><td></td><td>se I/O Register 1</td><td></td><td></td><td></td><td>28</td></td<>	. ,						se I/O Register 1				28
0x27 (0x47) OCR0A Timer/Counter0 Output Compare Register A 108 0x26 (0x46) TCNT0 Timer/Counter0 (8 Bit) 108 0x25 (0x45) TCCR0B FOC0A FOC0B - - WGM02 CS02 CS01 CS00 107 0x24 (0x44) TCCR0A COM0A1 COM0A0 COM0B1 COM0B0 - - WGM01 WGM00 109 0x23 (0x43) GTCCR TSM - - - PSR2 PSR54310 159 0x22 (0x42) EEARH - - - EEPROM Address Register Low Byte 23 0x21 (0x41) EEARL EEPROM Address Register Low Byte 23 </td <td>. ,</td> <td></td> <td>-</td> <td>-</td> <td></td> <td></td> <td>-</td> <td></td> <td>-</td> <td>-</td> <td>100</td>	. ,		-	-			-		-	-	100
0x26 (0x46) TCNT0 Timer/Counter0 (8 Bit) 108 0x25 (0x45) TCCR0B FOC0A FOC0B - WGM02 CS02 CS01 CS00 107 0x24 (0x44) TCCR0A COM0A1 COM0A0 COM0B1 COM0B0 - - WGM01 WGM00 109 0x23 (0x43) GTCCR TSM - - - PSR2 PSR54310 159 0x22 (0x42) EEARH - - - - PSR2 PSR54310 159 0x21 (0x41) EEARL EEPROM Address Register Low Byte 23			 								
0x25 (0x45) TCCR0B FOC0A FOC0B - WGM02 CS02 CS01 CS00 107 0x24 (0x44) TCCR0A COM0A1 COM0A0 COM0B1 COM0B0 - - WGM01 WGM00 109 0x23 (0x43) GTCCR TSM - - - PSR2 PSR54310 159 0x22 (0x42) EEARH - - - - PSR2 PSR54310 159 0x21 (0x41) EEARL - - - EEPROM Address Register Low Byte 23 0x20 (0x40) EEDR EEPROM Data Register 23 23 0x1F (0x3F) EECR - - EEPM1 EEPM0 EERIE EEWE EERE 23 0x1E (0x3E) GPIOR0 General Purpose I/O Register 0 28 28 28 0x1D (0x3D) EIMSK - - - - INT1 INT0 68	. ,				111		1 0				
0x24 (0x44) TCCR0A COM0A1 COM0A0 COM0B1 COM0B0 - - WGM01 WGM00 109 0x23 (0x43) GTCCR TSM - - - PSR2 PSR54310 159 0x22 (0x42) EEARH - - - - PSR2 PSR54310 159 0x21 (0x41) EEARL - - - EEPROM Address Register Low Byte 23 0x20 (0x40) EEDR EEPROM Data Register 23 23 0x1F (0x3F) EECR - EEPM1 EEPM0 EERIE EEMWE EEWE 23 0x1E (0x3E) GPIOR0 General Purpose I/O Register 0 23 23 23 0x1D (0x3D) EIMSK - - - INT2 INT1 INT0 68	,		FOC04	FOCOR	-		, ,	C.S02	C:S01	CS00	
0x23 (0x43) GTCCR TSM · · · PSR2 PSR310 159 0x22 (0x42) EEARH · · · EEPROM Address Register High Byte 23 0x21 (0x41) EEARL · · EEPROM Address Register Low Byte 23 0x20 (0x40) EEDR · · EEPROM Data Register 23 0x1F (0x3F) EECR · EEPM1 EEPM0 EERIE EEWE EERE 23 0x1E (0x3E) GPIOR0 · · · · · 23 0x1D (0x3D) EIMSK · · · · · · 23											
0x22 (0x42) EEARH - - EEPROM Address Register High Byte 23 0x21 (0x41) EEARL EEPROM Address Register Low Byte 23 0x20 (0x40) EEDR EEPROM Address Register Low Byte 23 0x16 (0x3F) EECR - EEPM1 EEPM0 EERIE EEWE EERE 23 0x16 (0x3E) GPIOR0 General Purpose I/O Register 0 28 0x1D (0x3D) EIMSK - - - INT2 INT1 INT0 68	. ,										
0x21 (0x41) EEARL EEPROM Address Register Low Byte 23 0x20 (0x40) EEDR EEPROM Data Register 23 0x1F (0x3F) EECR - EEPM1 EEPM0 EERIE EEWE EERE 23 0x1F (0x3F) EECR - EEPM1 EEPM0 EERIE EEWE EERE 23 0x1E (0x3E) GPIOR0 General Purpose I/O Register 0 28 28 0x1D (0x3D) EIMSK - - - INT2 INT1 INT0 68	. ,			-	-			EPROM Addres			
0x20 (0x40) EEDR EEPROM Data Register 23 0x1F (0x3F) EECR - EEPM1 EEPM0 EERIE EEWWE EEWE EERE 23 0x1E (0x3E) GPIOR0 General Purpose I/O Register 0 28 0x1D (0x3D) EIMSK - - - INT2 INT1 INT0 68											
0x1F (0x3F) EECR - EEPM1 EEPM0 EERIE EEMWE EEWE EERE 23 0x1E (0x3E) GPIOR0 General Purpose I/O Register 0 28 0x1D (0x3D) EIMSK - - - INT2 INT1 INT0 68	. ,						÷	-			
0x1E (0x3E) GPIOR0 General Purpose I/O Register 0 28 0x1D (0x3D) EIMSK - - INT2 INT1 INT0 68	. ,		-	-	EEPM1			EEMWE	EEWE	EERE	23
0x1C (0x3C) EIFR INTF2 INTF1 INTF0 68		EIMSK	-	-	-		-	1	INT1	INT0	68
	0x1C (0x3C)	EIFR	-	-	-	-	-	INTF2	INTF1	INTF0	68

AIMEL

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	-	-	-	-	PCIF3	PCIF2	PCIF1	PCIF0	69
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	-	-	-	-	-	OCF2b	OCF2A	TOV2	159
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	138
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	109
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	-	-	-	-	-	-	-	-	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	92
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	92
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	92
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	92
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	92
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	92
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	91
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	91
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	91
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	91
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	91
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	91

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

2. I/O registers within the address range \$00 - \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.

- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega164P/324P/644P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$FF, only the ST/STS/STD and LD/LDS/LDD instructions can be used.





4. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND I	OGIC INSTRUCTION	6			•
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUC	TIONS				
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	4
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	4
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	5
CALL RET	k	Direct Subroutine Call Subroutine Return	$PC \leftarrow k$ $PC \leftarrow STACK$	None None	5 5
	k				
RET	k Rd,Rr	Subroutine Return	$PC \leftarrow STACK$		5
RET RETI		Subroutine Return Interrupt Return	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \end{array}$	None I	5 5
RET RETI CPSE	Rd,Rr	Subroutine Return Interrupt Return Compare, Skip if Equal	$PC \leftarrow STACK$ $PC \leftarrow STACK$ $if (Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None I None	5 5 1/2/3
RET RETI CPSE CP	Rd,Rr Rd,Rr	Subroutine Return Interrupt Return Compare, Skip if Equal Compare	$PC \leftarrow STACK$ $PC \leftarrow STACK$ if (Rd = Rt) PC \leftarrow PC + 2 or 3 $Rd - Rt$	None I None Z, N,V,C,H	5 5 1/2/3 1
RET RETI CPSE CP CPC	Rd,Rr Rd,Rr Rd,Rr	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry	$PC \leftarrow STACK$ $PC \leftarrow STACK$ if (Rd = Rt) PC ← PC + 2 or 3 Rd - Rt Rd - Rt	None I None Z, N,V,C,H Z, N,V,C,H	5 5 1/2/3 1 1
RET RETI CPSE CP CPC CPI	Rd,Rr Rd,Rr Rd,Rr Rd,K	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate	$PC \leftarrow STACK$ $PC \leftarrow STACK$ if (Rd = Rt) PC ← PC + 2 or 3 Rd - Rt Rd - Rt Rd - Rt Rd - K	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H	5 5 1/2/3 1 1 1 1
RET RETI CPSE CP CPC CPI SBRC	Rd,Rr Rd,Rr Rd,Rr Rd,K Rd,K Rr, b	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared	$\label{eq:product} \begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} \; (Rd = Rr) \; PC \leftarrow PC + 2 \; \texttt{or} \; \texttt{3} \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr - C \\ Rd - K \\ \texttt{if} \; (Rr(b) = 0) \; PC \leftarrow PC + 2 \; \texttt{or} \; \texttt{3} \end{array}$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None	5 5 1/2/3 1 1 1 1 1/2/3
RET RETI CPSE CP CPC CPI SBRC SBRS	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b Rr, b	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} \ (Rd = Rt) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ \texttt{if} \ (Rr(b)=0) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (Rr(b)=1) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (Rr(b)=1) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \end{array}$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None	5 5 1/2/3 1 1 1 1 1/2/3 1/2/3
RET RETI CPSE CP CPC CPI SBRC SBRS SBIC	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} \ (Rd = Rr) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ \texttt{if} \ (Rr(b)=0) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (Rr(b)=1) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (Rr(b)=0) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (Pb)=0) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \end{array}$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None	5 5 1/2/3 1 1 1 1/2/3 1/2/3 1/2/3
RET RETI CPSE CP CPC CPI SBRC SBRS SBIC SBIS	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set	$\begin{array}{c} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \text{if } (Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3 \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - K \\ \text{if } (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ \text{if } (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ \text{if } (R(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ \text{if } (P(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ \text{if } (P(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \end{array}$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None	5 5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3
RET RETI CPSE CP CPC CPI SBRC SBRS SBIC SBIS BRBS	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b P, b s, k	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} \ (Rd = Rr) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - K \\ \texttt{if} \ (Rr(b)=0) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (Rr(b)=1) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (R(b)=1) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (P(b)=0) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (P(b)=1) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (REG(s)=1) \ \texttt{then} \ PC \leftarrow PC + k + 1 \\ \end{array}$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None	5 5 1/2/3 1 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2
RET RETI CPSE CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBS BRBS	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b P, b s, k s, k	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} \ (Rd = Rr) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - K \\ \texttt{if} \ (Rr(b)=0) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (Rr(b)=1) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (Rr(b)=1) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (P(b)=0) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (R(b)=1) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (REG(s)=1) \ \texttt{then} \ PC \leftarrow PC + k + 1 \\ \texttt{if} \ (SREG(s)=0) \ \texttt{then} \ PC \leftarrow PC + k + 1 \\ \end{array}$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None	5 5 1/2/3 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2
RET RETI CPSE CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBS BRBS BRBC BREQ	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b P, b s, k s, k s, k k	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register Icleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} \ (Rd = Rr) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ \texttt{if} \ (Rr(b)=0) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (Rr(b)=1) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (Rr(b)=1) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (P(b)=0) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (Pb=1) \ PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} \ (REG(s)=1) \ \texttt{then} \ PC \leftarrow PC + k + 1 \\ \texttt{if} \ (SREG(s)=0) \ \texttt{then} \ PC \leftarrow PC + k + 1 \\ \texttt{if} \ (Z=1) \ \texttt{then} \ PC \leftarrow PC + k + 1 \end{array}$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None	5 5 1/2/3 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2
RET RETI CPSE CP CPC CPC SBRC SBRS SBIC SBIS BRBS BRBS BRBS BRBC BREQ BRNE	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b S, k S, k k k	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} (Rd = Rr) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - K \\ \texttt{if} (Rr(b)=0) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (Pb)=0) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (Pb)=0) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (SREG(s) = 1) \ \texttt{then} \ PC \leftarrow PC + k + 1 \\ \texttt{if} (SREG(s) = 0) \ \texttt{then} \ PC \leftarrow PC + k + 1 \\ \texttt{if} (Z = 1) \ \texttt{then} \ PC \leftarrow PC + k + 1 \\ \texttt{if} (Z = 0) \ \texttt{then} \ PC \leftarrow PC + k + 1 \end{array}$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None	5 5 1/2/3 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2
RET RETI CPSE CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBS BRBS BRBS BRBS BRBS BRBS	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b S, k S, k S, k k k k k	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Is Set Branch if Status Flag Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Not Equal Branch if Not Equal Branch if Carry Set	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} (Rd = Rr) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - K \\ \texttt{if} (Rr(b)=0) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (P(b)=1) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (P(b)=1) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (REG(s) = 1) \texttt{then} \ PC \leftarrow PC + k + 1 \\ \texttt{if} (SREG(s) = 0) \texttt{then} \ PC \leftarrow PC + k + 1 \\ \texttt{if} (Z = 1) \texttt{then} \ PC \leftarrow PC + k + 1 \\ \texttt{if} (Z = 0) \texttt{then} \ PC \leftarrow PC + k + 1 \\ \texttt{if} (C = 1) \texttt{then} \ PC \leftarrow PC + k + 1 \\ \end{array}$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None None None None None	5 5 1/2/3 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
RET RETI CPSE CP CPC CPI SBRC SBRC SBIC SBIS BRBS BRBS BRBS BRBC BREQ BREQ BRNE BRCS BRCC	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b P, b P, b P, b S, k S, k K k k k k	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Not Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} (Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3 \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr - C \\ Rd - K \\ \texttt{if} (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (P(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (RREG(s) = 1) \texttt{then} PC \leftarrow PC + k + 1 \\ \texttt{if} (SREG(s) = 0) \texttt{then} PC \leftarrow PC + k + 1 \\ \texttt{if} (Z = 1) \texttt{then} PC \leftarrow PC + k + 1 \\ \texttt{if} (C = 1) \texttt{then} PC \leftarrow PC + k + 1 \\ \texttt{if} (C = 1) \texttt{then} PC \leftarrow PC + k + 1 \\ \texttt{if} (C = 0) \texttt{then} PC \leftarrow PC + k + 1 \\ \end{array}$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None None None None None None None	5 5 1/2/3 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
RET RETI CPSE CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBS BRBS BRBC BREQ BRNE BRCS BRCS BRCC BRSH	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b P, b P, b P, b S, k S, k k k k k k k k	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Carry Cleared Branch if Same or Higher	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} (Rd = Rt) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - K \\ \texttt{if} (Rr(b) = 0) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (Rr(b) = 1) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (Rr(b) = 1) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (Rr(b) = 1) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (Rr(b) = 1) PC \leftarrow PC + 2 \ \texttt{or} \ \texttt{3} \\ \texttt{if} (REG(s) = 1) \ then \ PC \leftarrow PC + k + 1 \\ \texttt{if} (SREG(s) = 0) \ then \ PC \leftarrow PC + k + 1 \\ \texttt{if} (SREG(s) = 0) \ then \ PC \leftarrow PC + k + 1 \\ \texttt{if} (Z = 0) \ then \ PC \leftarrow PC + k + 1 \\ \texttt{if} (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \texttt{if} (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \texttt{if} (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \texttt{if} (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \texttt{if} (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ if (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ if (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ if (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ if (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ if (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ if (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ if (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ if (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ if (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ if (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ if (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ if (C = 0) \ then \ PC \leftarrow PC + k + 1 \\ \\ if (C = 0) \ then \ C \leftarrow PC + k + 1 \\ \\ if (C = 0) \ then \ C \leftarrow PC + k + 1 \\ \\ if (C = 0) \ then \ C \leftarrow C + C + k + 1 \\ \\ if C = 0 \\ if C + if \mathsf$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None None None None None None None None None None None	5 5 1/2/3 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
RET RETI CPSE CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBS BRBS BRBC BREQ BRNE BRCS BRCS BRCS BRCS BRCS BRSH BRLO	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b P, b S, k S, k S, k k k k k k k k k k	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Carry Set Branch if Carry Set Branch if Same or Higher Branch if Same or Higher	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} (Rd = Rr) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - K \\ \texttt{if} (Rr(b)=0) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (Pb)=0) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (Pb)=1) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (REG(s)=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (SREG(s)=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (Z=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (Z=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \end{array}$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H Xone None None None None None None None N	5 5 1/2/3 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
RET RETI CPSE CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BRBC BRC BRNE BRC BRNE BRC BRNE BRC BRNE BRC BRNE BRC BRNE	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b P, b P, b P, b S, k S, k S, k k k k k k k k k k k k k	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Carry Set Branch if Carry Set Branch if Same or Higher Branch if Lower Branch if Lower	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} (Rd = Rt) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - K \\ \texttt{if} (Rr(b)=0) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (Pb)=0) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (Pb)=1) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (REG(s)=1) hen PC \leftarrow PC + k + 1 \\ \texttt{if} (SEEG(s)=1) hen PC \leftarrow PC + k + 1 \\ \texttt{if} (SEEG(s)=0) hen PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=1) then PC \leftarrow PC + k + 1 \\ \end{array}$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H Xone None None None None None None None N	5 5 1/2/3 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
RET RETI CPSE CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BRBC BRBC BRRE BRC BRNE BRCS BRC BRNE BRCS BRC BRNE BRCS BRC BRNE	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b P, b P, b S, k s, k k k k k k k k k k k k k k k k k k	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Not Equal Branch if Carry Set Branch if Carry Set Branch if Same or Higher Branch if Lower Branch if Lower Branch if Minus Branch if Plus	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} (Rd = Rt) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - K \\ \texttt{if} (Rr(b)=0) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (P(b)=1) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (P(b)=1) PC \leftarrow PC + 2 \texttt{or} \texttt{3} \\ \texttt{if} (REG(s)=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (SEEG(s)=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (SEEG(s)=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=0) then PC \leftarrow PC + k + 1 \\ if (N=0) then PC \leftarrow PC + k + 1 \\ if (N=0) then PC \leftarrow PC + k + 1 \\ if (N=0) then PC \leftarrow PC + k + 1 \\ if (N=0) then PC \leftarrow PC + k + 1 \\ if (N=0) then PC \leftarrow PC + k + 1 \\ if (N=0) then PC \leftarrow N + N \\ N = N + N \\ N = N + N = N \\ N = N + N = N \\ N = N + N \\ N = N + N \\ N = N + N \\ N = N \\ N \\ N = N \\ N = N \\ N$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H Xone None None None None None None None N	5 5 1/2/3 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
RET RETI CPSE CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBS BRBC BRBC BRRE BRCC BRNE BRCS BRCC BRCS BRCC BRSH BRCD BRCD BRCD BRCD BRCC BRSH BRCD BRCD BRCD BRCD BRCD BRCD BRCD BRCD	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b P, b P, b P, b S, k S, k S, k K K K K K K K K K K K K	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Carry Set Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{ii} \; (Rd = Rr) \; PC \leftarrow PC + 2 \; or \; 3 \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - Rr \\ Rd - K \\ \texttt{ii} \; (Rr(b)=0) \; PC \leftarrow PC + 2 \; or \; 3 \\ \texttt{ii} \; (Rr(b)=0) \; PC \leftarrow PC + 2 \; or \; 3 \\ \texttt{ii} \; (Rr(b)=1) \; PC \leftarrow PC + 2 \; or \; 3 \\ \texttt{ii} \; (P(b)=1) \; PC \leftarrow PC + 2 \; or \; 3 \\ \texttt{ii} \; (P(b)=1) \; PC \leftarrow PC + 2 \; or \; 3 \\ \texttt{ii} \; (SREG(s)=1) \; then \; PC \leftarrow PC + k + 1 \\ \texttt{ii} \; (SREG(s)=0) \; then \; PC \leftarrow PC + k + 1 \\ \texttt{ii} \; (SREG(s)=0) \; then \; PC \leftarrow PC + k + 1 \\ \texttt{ii} \; (C=0) \; then \; PC \leftarrow PC + k + 1 \\ \texttt{ii} \; (C=0) \; then \; PC \leftarrow PC + k + 1 \\ \texttt{ii} \; (C=0) \; then \; PC \leftarrow PC + k + 1 \\ \texttt{ii} \; (C=0) \; then \; PC \leftarrow PC + k + 1 \\ \texttt{ii} \; (C=1) \; then \; PC \leftarrow PC + k + 1 \\ \texttt{ii} \; (N=1) \; then \; PC \leftarrow PC + k + 1 \\ ii \; (N=1) \; then \; PC \leftarrow PC + k + 1 \\ ii \; (N=0) \; then \; PC \leftarrow PC + k + 1 \\ ii \; (N=0) \; then \; PC \leftarrow PC + k + 1 \\ ii \; (N=0) \; then \; PC \leftarrow PC + k + 1 \\ ii \; (N=0) \; then \; PC \leftarrow PC + k + 1 \\ ii \; (N \oplus V=0) \; then \; PC \leftarrow PC + k + 1 \\ ii \; (N \oplus V=0) \; then \; PC \leftarrow PC + k + 1 \\ ii \; (N \oplus V = 0) \; then \; PC \leftarrow PC + k + 1 \\ ii \; (N \oplus V = 0) \; then \; PC \leftarrow PC + k + 1 \\ V = N \; S \; N \; N = N \; N \; N = N \; N \; N \; N = N \; N \; N \; N = N \; N \; N \; N \; N \; N = N \; \mathsf$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None	5 5 1/2/3 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
RET RETI CPSE CP CPC CPC SBRC SBRS SBIC SBIS BRBS BRBS BRBC BRCC BRNE BRCC BRCC BRSH BRCC BRSH BRCD BRCD BRCC BRSH BRCD BRCD BRLD BRDL BRDL BRCE BRCL BRCL	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b P, b P, b P, b S, k S, k K K k k k k k k k k k k k k k k k k k	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Not Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} (Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3 \\ Rd - Rr \\ \texttt{Rd} - Rr \\ \texttt{Rd} - Rr \\ \texttt{if} (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (Pb=0) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (Pb=0) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (SREG(s)=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (SREG(s)=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (SEG(s)=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=0) then PC \leftarrow PC + k + 1 \\ \\ \texttt{if} (N \oplus V=0) then PC \leftarrow PC + k + 1 \\ \\ \texttt{if} (N \oplus V=0) then PC \leftarrow PC + k + 1 \\ \\ \texttt{if} (N \oplus V=1) then PC \leftarrow PC + k + 1 \\ \\ \texttt{if} (N \oplus V=1) then PC \leftarrow PC + k + 1 \\ \\ if (H=1) then PC \leftarrow PC + k + 1 \\ \\ if (H=1) then PC \leftarrow PC + k + 1 \\ \\ if (H=1) then PC \leftarrow PC + k + 1 \\ \\ if (H=1) then PC \leftarrow PC + k + 1 \\ \\ if (H=1) then PC \leftarrow PC + k + 1 \\ \\ if (H=1) the PC \leftarrow PC + k + 1 \\ \\ if (H=1) the PC \leftarrow PC + k + 1 \\ \\ \\ if (H=1) the H if K + if K + if if if K + if i$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None	5 5 1/2/3 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
RET RETI CPSE CP CPC CPC SBRC SBRS SBIC SBIS BRBS BRBS BRBS BRBC BRC BRC BRC BRC BRSH BRC BRC BRC BRC BRC BRC BRC BRC BRC BRC	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b P, b P, b P, b S, k S, k k k k k k k k k k k k k k	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Not Equal Branch if Carry Set Branch if Carry Set Branch if Same or Higher Branch if Lower Branch if Lower Branch if Plus Branch if Less Than Zero, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Set	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ if (Rd = Rr) PC \leftarrow PC + 2 or 3 \\ Rd - Rr \\ Rd \\ Rd \\ Rr \\ Rd \\ Sd \\ Rd \\ Sd $	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None	5 5 1/2/3 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
RET RETI CPSE CP CPC CPC SBRC SBRS SBIC SBIS BRBS BRBS BRBC BRBC BRCC BRCC BRCC BRC	Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b P, b P, b P, b S, k S, k K K K K K K K K K K K K K K K K K K K	Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Not Equal Branch if Carry Set Branch if Carry Set Branch if Same or Higher Branch if Lower Branch if Juwer Branch if Sumo or Higher Branch if Sumo or Equal, Signed Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{array}{l} PC \leftarrow STACK \\ PC \leftarrow STACK \\ \texttt{if} (Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3 \\ Rd - Rr \\ \texttt{Rd} - Rr \\ \texttt{Rd} - Rr \\ \texttt{if} (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (Pb=0) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (Pb=0) PC \leftarrow PC + 2 \text{ or } 3 \\ \texttt{if} (SREG(s)=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (SREG(s)=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (SEG(s)=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (C=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=1) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=0) then PC \leftarrow PC + k + 1 \\ \texttt{if} (N=0) then PC \leftarrow PC + k + 1 \\ \\ \texttt{if} (N \oplus V=0) then PC \leftarrow PC + k + 1 \\ \\ \texttt{if} (N \oplus V=0) then PC \leftarrow PC + k + 1 \\ \\ \texttt{if} (N \oplus V=1) then PC \leftarrow PC + k + 1 \\ \\ \texttt{if} (N \oplus V=1) then PC \leftarrow PC + k + 1 \\ \\ if (H=1) then PC \leftarrow PC + k + 1 \\ \\ if (H=1) then PC \leftarrow PC + k + 1 \\ \\ if (H=1) then PC \leftarrow PC + k + 1 \\ \\ if (H=1) then PC \leftarrow PC + k + 1 \\ \\ if (H=1) then PC \leftarrow PC + k + 1 \\ \\ if (H=1) the PC \leftarrow PC + k + 1 \\ \\ if (H=1) the PC \leftarrow PC + k + 1 \\ \\ \\ if (H=1) the H if K + if K + if if if K + if i$	None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None	5 5 1/2/3 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2

¹⁰ ATmega164P/324P/644P

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				-
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR SWAP	Rd	Arithmetic Shift Right Swap Nibbles	Rd(n) ← Rd(n+1), n=06 Rd(30)←Rd(74),Rd(74)←Rd(30)	Z,C,N,V None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) $\leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC	.,.	Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	l ← 1	1	1
CLI		Global Interrupt Disable	l ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH CLH		Set Half Carry Flag in SREG	$\begin{array}{c} H \leftarrow 1 \\ H \leftarrow 0 \end{array}$	н	1
	NETRUCTIONS	Clear Half Carry Flag in SREG	H ← 0	Π	I
DATA TRANSFER I MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST ST	Y+, Rr - Y, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow \operatorname{Rr}, Y \leftarrow Y + 1$	None	2
STD	- Y, Rr Y+q,Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$	None None	2
ST	Z, Rr	Store Indirect with Displacement	$(1 + q) \leftarrow Ri$ $(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z+q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(\underline{k}) \leftarrow Rr$	None	2
LPM	1	Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1





Mnemonics	Operands	Description	Operation	Flags	#Clocks
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

7674DS-AVR-08/08

Ordering Information 5.

5.1 ATmega164P

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
8-16	2.7 - 5.5V	ATmega164P-15AT ⁽²⁾ ATmega164P-15AT1 ⁽²⁾ ATmega164P-15AZ ⁽²⁾	ML	-40°C to +85°C -40°C to +105°C -40°C to +125°C
8-16	2.7 - 5.5V	ATmega164P-15MT ⁽²⁾ ATmega164P-15MT1 ⁽²⁾ ATmega164P-15MZ ⁽²⁾	PW	-40°C to +85°C -40°C to +105°C -40°C to +125°C

Notes: 1. Green and Rohs packaging

Tape & Reel with Dry-pack delivery
 For Speed vs. V_{CC} see "Speed Grades" on page 326

	Package Type
ML	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
PW	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)





5.2 ATmega324P

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
		ATmega324P-15AT ⁽²⁾		-40°C to +85°C
8-16	2.7 - 5.5V	ATmega324P-15AT1 ⁽²⁾	ML	-40°C to +105°C
		ATmega324P-15AZ ⁽²⁾		-40°C to +125°C
8-16	2.7 - 5.5V	ATmega324P-15MT ⁽²⁾	PW	-40°C to +85°C
		ATmega324P-15MT1 ⁽²⁾		-40°C to +105°C
		ATmega324P-15MZ ⁽²⁾		-40°C to +125°C

Notes: 1. Green and Rohs packaging

2. Tape & Reel with Dry-pack delivery

3. For Speed vs. V_{CC} see "Speed Grades" on page 326

Package Type		
ML	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)	
PW	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)	

ATmega644P 5.3

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
		ATmega644P-15AT (2)		-40°C to +85°C
8-16	2.7 - 5.5V	ATmega644P-15AT1 ⁽²⁾	ML	-40°C to +105°C
		ATmega644P-15AZ ⁽²⁾		-40°C to +125°C
8-16	2.7 - 5.5V	ATmega644P-15MT ⁽²⁾	PW	-40°C to +85°C
		ATmega644P-15MT1 ⁽²⁾		-40°C to +105°C
		ATmega644P-15MZ ⁽²⁾		-40°C to +125°C

Notes: 1. Green and Rohs packaging

Tape & Reel with Dry-pack delivery
 For Speed vs. V_{CC} see "Speed Grades" on page 326.


Package Type		
ML	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)	
PW	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)	






6. Packaging Information

6.1 ML



16 ATmega164P/324P/644P

6.2 PW







NOTES: QFN STANDARD NOTES

1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M. - 1994.

2. DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED

BETWEEN 0.15 AND 0.30 mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION & SHOULD NOT BE MEASURED IN THAT RADIUS AREA.

3. MAX. PACKAGE WARPAGE IS 0.05mm.

4. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.

5. PIN #1 ID ON TOP WILL BE LASER MARKED.

6. THIS DRAWING CONFORMES TO JEDEC REGISTERED OUTLINE MO-220.

7. A MAXIMUM 0.15mm PULL BACK (L1) MAY BE PRESENT.

L MINUS L1 TO BE EQUAL TO OR GREATER THAN 0.30 mm

8. THE TERMINAL #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED THE TERMINAL #1 IDENTIFIER BE EITHER A MOLD OR MARKED FEATURE

7. Errata

7.1 ATmega164P Rev. A

No known Errata.

7.2 ATmega324P Rev. A

No known Errata.

7.3 ATmega644P Rev. A

No known Errata.

8. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

8.1 Rev. 7674C -05/08

- 1. VIL reset pin update. Section 26.1 on page 325.
- 2. Updated EEPROM endurance. See "Features" on page 1.

8.2 Rev. 7674B -01/08

1. Update to electrical characteristics after product characterization.

8.3 Rev. 7674A - 04/07

- 1. Initial Automotive revision
- 2. Insertion of specific § for automative quality references
- 3. DC and Frequency adapted to Automotive temperature range
- 4. Part numbering and package selection according to Automotive rules
- 5. Current Consumption adapted based on Industrial electrical characterization.





9. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

9.1 Rev. 7674D -08/08

- 1. Added ADC differential mode electrical characteristics for ATMega164 Table 26-10 on page 334.
- 2. Removed Ramp Z register.

9.2 Rev. 7674C -05/08

- 1. VIL reset pin update. Section 26.1 on page 325.
- 2. Updated EEPROM endurance. See "Features" on page 1.

9.3 Rev. 7674B -01/08

1. Update to electrical characteristics after product characterization.

9.4 Rev. 7674A - 04/07

- 1. Initial Automotive revision
- 2. Insertion of specific § for automative quality references
- 3. DC and Frequency adapted to Automotive temperature range
- 4. Part numbering and package selection according to Automotive rules
- 5. Current Consumption adapted based on Industrial electrical characterization.



Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support avr@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.