



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	16-VQFN Exposed Pad
Supplier Device Package	16-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1823-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 3-3:PIC12(L)F1822/16(L)F1823 MEMORY MAP, BANKS 0-7

	BANK 0	•	BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h	INDF0	080h	INDF0	100h	INDF0	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
001h	INDF1	081h	INDF1	101h	INDF1	181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	PCL	102h	PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	STATUS	103h	STATUS	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSR0L	084h	FSR0L	104h	FSR0L	184h	FSR0L	204h	FSR0L	284h	FSR0L	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h	FSR0H	105h	FSR0H	185h	FSR0H	205h	FSR0H	285h	FSR0H	305h	FSR0H	385h	FSR0H
006h	FSR1L	086h	FSR1L	106h	FSR1L	186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
007h	FSR1H	087h	FSR1H	107h	FSR1H	187h	FSR1H	207h	FSR1H	287h	FSR1H	307h	FSR1H	387h	FSR1H
008h	BSR	088h	BSR	108h	BSR	188h	BSR	208h	BSR	288h	BSR	308h	BSR	388h	BSR
009h	WREG	089h	WREG	109h	WREG	189h	WREG	209h	WREG	289h	WREG	309h	WREG	389h	WREG
00Ah	PCLATH	08Ah	PCLATH	10Ah	PCLATH	18Ah	PCLATH	20Ah	PCLATH	28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00Bh	INTCON	08Bh	INTCON	10Bh	INTCON	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch		30Ch	_	38Ch	_
00Dh		08Dh	—	10Dh		18Dh		20Dh	-	28Dh	_	30Dh	_	38Dh	_
00Eh	PORTC ⁽¹⁾	08Eh	TRISC ⁽¹⁾	10Eh	LATC ⁽¹⁾	18Eh	ANSELC ⁽¹⁾	20Eh	WPUC ⁽¹⁾	28Eh	—	30Eh	—	38Eh	—
00Fh	—	08Fh	—	10Fh	—	18Fh	—	20Fh	—	28Fh	—	30Fh	—	38Fh	_
010h	_	090h		110h	_	190h	_	210h	_	290h	_	310h	_	390h	_
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	EEADRL	211h	SSP1BUF	291h	CCPR1L	311h	—	391h	IOCAP
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	EEADRH	212h	SSP1ADD	292h	CCPR1H	312h	—	392h	IOCAN
013h	_	093h	_	113h	CM2CON0 ⁽¹⁾	193h	EEDATL	213h	SSP1MASK	293h	CCP1CON	313h	_	393h	IOCAF
014h	_	094h	—	114h	CM2CON1 ⁽¹⁾	194h	EEDATH	214h	SSP1STAT	294h	PWM1CON	314h	—	394h	
015h	TMR0	095h	OPTION	115h	CMOUT	195h	EECON1	215h	SSP1CON1	295h	CCP1AS	315h	—	395h	
016h	TMR1L	096h	PCON	116h	BORCON	196h	EECON2	216h	SSP1CON2	296h	PSTR1CON	316h	—	396h	—
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	_	217h	SSP1CON3	297h	_	317h	_	397h	_
018h	I1CON	098h	OSCIUNE	118h	DACCONO	198h		218h	—	298h	—	318h	—	398h	—
019h	TIGCON	099h	OSCCON	119h	DACCON1	199h	RCREG	219h	_	299h		319h	_	399h	—
01Ah	IMR2	09Ah	OSCSTAT	11Ah	SRCONO	19Ah	TXREG	21Ah	—	29Ah	—	31Ah	_	39Ah	CLKRCON
01Bh	PR2	09Bh	ADRESL	11Bn	SRCON1	19BN	SPBRGL	21Bn	—	29BN	—	31Bh	_	39BN	-
01Ch	12CON	09Ch	ADRESH	TICh	-	1900	SPBRGH	2100		29Ch		3100	_	39Ch	MDCON
01Dh	-	09Dh	ADCONU	11Dh	APECON	19Dh	RCSTA	21Dh	—	29Dh	—	31Dh	_	39Dh	MDSRC
01Eh	CPSCON0	09Eh	ADCON1	11Eh	_	19Eh	IXSIA	21Eh	—	29Eh	—	31Eh	_	39Eh	MDCARL
01Fn 020b	CPSCON1	09Fn		11FN 120b	_	19FN 140b	BAUDCON	21Fn 220h	—	29FN	_	31Fn 320h	_	39FN 340b	MDCARH
02011		UAUII	Purpose	12011		iAui		22011		27011		52011		5701	
	General		Register												
	Purpose	0BFh	32 Bytes		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented
	Register	0CFh			Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'
	80 Bytes		Doimplemented												
06Fh		0EFh	Redu ds U	16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h		0F0h		170h		1F0h		270h		2F0h		370h		3F0h	
	Common PAM		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses
			70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh
07Fh		0FFh		17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	

Legend: = Unimplemented data memory locations, read as '0'.

Note 1: Available only on PIC16(L)F1823.

TABLE 3-4: PIC12(L)F1822/16(L)F1823 MEMORY MAP, BANKS 8-15

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h	INDF0	480h	INDF0	500h	INDF0	580h	INDF0	600h	INDF0	680h	INDF0	700h	INDF0	780h	INDF0
401h	INDF1	481h	INDF1	501h	INDF1	581h	INDF1	601h	INDF1	681h	INDF1	701h	INDF1	781h	INDF1
402h	PCL	482h	PCL	502h	PCL	582h	PCL	602h	PCL	682h	PCL	702h	PCL	782h	PCL
403h	STATUS	483h	STATUS	503h	STATUS	583h	STATUS	603h	STATUS	683h	STATUS	703h	STATUS	783h	STATUS
404h	FSR0L	484h	FSR0L	504h	FSR0L	584h	FSR0L	604h	FSR0L	684h	FSR0L	704h	FSR0L	784h	FSR0L
405h	FSR0H	485h	FSR0H	505h	FSR0H	585h	FSR0H	605h	FSR0H	685h	FSR0H	705h	FSR0H	785h	FSR0H
406h	FSR1L	486h	FSR1L	506h	FSR1L	586h	FSR1L	606h	FSR1L	686h	FSR1L	706h	FSR1L	786h	FSR1L
407h	FSR1H	487h	FSR1H	507h	FSR1H	587h	FSR1H	607h	FSR1H	687h	FSR1H	707h	FSR1H	787h	FSR1H
408h	BSR	488h	BSR	508h	BSR	588h	BSR	608h	BSR	688h	BSR	708h	BSR	788h	BSR
409h	WREG	489h	WREG	509h	WREG	589h	WREG	609h	WREG	689h	WREG	709h	WREG	789h	WREG
40Ah	PCLATH	48Ah	PCLATH	50Ah	PCLATH	58Ah	PCLATH	60Ah	PCLATH	68Ah	PCLATH	70Ah	PCLATH	78Ah	PCLATH
40Bh	INTCON	48Bh	INTCON	50Bh	INTCON	58Bh	INTCON	60Bh	INTCON	68Bh	INTCON	70Bh	INTCON	78Bh	INTCON
40Ch	_	48Ch	_	50Ch	—	58Ch	—	60Ch	_	68Ch		70Ch	—	78Ch	_
40Dh	_	48Dh	_	50Dh		58Dh		60Dh	_	68Dh		70Dh	—	78Dh	_
40Eh	—	48Eh	_	50Eh		58Eh		60Eh	_	68Eh		70Eh	—	78Eh	—
40Fh	_	48Fh	_	50Fh	_	58Fh		60Fh	_	68Fh		70Fh	—	78Fh	—
410h	—	490h	_	510h	—	590h	—	610h	—	690h	_	710h	—	790h	—
411h	—	491h	—	511h	—	591h	—	611h	—	691h	_	711h	—	791h	—
412h	—	492h	—	512h		592h		612h	—	692h	—	712h	—	792h	—
413h	—	493h	—	513h		593h		613h	—	693h	—	713h	—	793h	—
414h	—	494h	_	514h		594h		614h		694h	_	714h	_	794h	—
415h	—	495h	_	515h		595h		615h		695h	_	715h	—	795h	—
416h	_	496h	_	516h		596h		616h		696h	_	716h	_	796h	_
417h	_	497h	_	517h	_	597h	_	617h	_	697h		717h	—	797h	_
418h	_	498h	_	518h		598h		618h	_	698h		718h	—	798h	_
419h	—	499h		519h		599h		619h		699h		719h		799h	_
41Ah	_	49Ah	_	51Ah		59Ah		61Ah		69Ah		71Ah		79Ah	_
41Bh	—	49Bh	—	51Bh		59Bh		61Bh		69Bh		71Bh	_	79Bh	—
41Ch	—	49Ch	_	51Ch		59Ch		61Ch		69Ch		71Ch	_	79Ch	—
41Dh	—	49Dh	_	51Dh		59Dh		61Dh		69Dh		71Dh		79Dh	—
41Eh	—	49Eh	—	51Eh	—	59Eh		61Eh		69Eh	_	71Eh	—	79Eh	—
41Fh	—	49Fh	_	51Fh		59Fh		61Fh		69Fh		71Fh	—	79Fh	_
420n		4A0n		520h		SAUN		620N		6AUN		720n		7 AUN	
	Unimplemented		Unimplemented												
	Redu ds 0		Redu as 0		Redu as 0		Redu as 0		Redu ds 0		Redu as 0		Redu as 0		Redu as 0
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
470h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
	Accesses		Accesses												
	70h – 7Fh		70h – 7Fh												
47Fh		4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh	

Legend: = Unimplemented data memory locations, read as '0'.

HFINTOSC/	E 5-7: INT	ERNAL OSCILLATOR SWITCH TIMING
HEINTOSC/ Declarate Colory ^(A) Social Band Running LFINTOSC IRCF <3:0> # 0 = 0 System Clock	870807	10980 (FROM and WOT distantiad)
LFINTOSC #0 =0 IRCF <3:0> #0 =0 System Clock	FINTOSC/	Orstiliante Onlay ²⁰ 2 oyste Syste
IRCF <3:0> # 0 = 0 System Clock		
System Clock	RCF <3:0>	$\neq 0$ χ = 0
SHETINTCOSC/LEFINTCOSC (ENtriver PSCEM or WDY entethied) HFINTOSC/	stem Clock	
System Clock		
HFINTOSC/ 24 years System Prancing LFINTOSC 26 years System Prancing IRCF <3:0> ≠ 0 = 0 IRCF System Clock 1 = 0 IRCF LFINTOSC + 0 = 0 IRCF System Clock 1 - 0 IRCF LFINTOSC - 40 = 0 IRCF System Clock - 0 - 0 IRCF LFINTOSC - 0 - 0 - 0 LFINTOSC - 0 - 0 - 0 - 0 LFINTOSC - 0 - 0 - 0 - 0 LFINTOSC - 0 - 0 - 0 - 0 - 0 LFINTOSC - 0 - 0 - 0 - 0 - 0 - 0 <td>9708.C/ LF987 9708.C</td> <td>(OSC (Elliver FSCM or WDT snebled)</td>	9708.C/ LF987 9708.C	(OSC (Elliver FSCM or WDT snebled)
LFINTOSC	FINTOSC/	2 Segen Sync (Pursing
IRCF <3:0> ≠ 0 = 0 System Clock	FINTOSC	
System Clock	RCF <3:0>	$\neq 0$ $\chi = 0$
UFINTOSC HEINTOSC/REFINTOSC UFINTOSC HEINTOSC/REFINTOSC UFINTOSC	stem Clock	
UFINTOSC HEINTOSC/NEFINTOSC UFINTOSC Ume off unless WOY or PSOM is enable UFINTOSC		
	99030 99909	COSCIMPTINTOSC UPW/FUGC tume of univer WDT or FSCM is enabled
Owierus Osiny ^{er} Espeie Sonu (*) – – – – – – – – – – – – – – – – – –	.FB6703C	
	91NYO90/ #PNYO20	
9207 <3:0> <u>< 6 X</u> % 0	202 <3:02	× 6 X \$6.5
System Groot The Charles The C	dean Circols 👘	

11-0	11-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W/-0/0	R/W-0/0				
		10/0/0/0	10,00,010		<5:0>	10,00 0,0					
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets				
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7-6	Unimpleme	nted: Read as '	0'								
bit 5-0	TUN<5:0>: F	Frequency Tunii	ng bits								
	011111 = N	laximum freque	ency								
	011110 =										
	•										
	•										
	•										
	000001 =										
	000000 = 0	scillator module	e is running at	t the factory-cali	brated frequen	су.					
	111111 =										
	•	•									
	•										
	•										
	100000 = N	linimum frequei	ncy								

REGISTER 5-3: OSCTUNE: OSCILLATOR TUNING REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
OSCCON	SPLLEN		IRCF	-<3:0>		_	SCS	65		
OSCSTAT	T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	66	
OSCTUNE	_			TUN<5:0>						
PIE2	OSFIE	C2IE ⁽¹⁾	C1IE	EEIE	BCL1IE	_	-	_	88	
PIR2	OSFIF	C2IF ⁽¹⁾	C1IF	EEIF	BCL1IF	—	_	_	90	
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC		TMR10N	173	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC16(L)F1823 only.

TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8		_	FCMEN	IESO	CLKOUTEN	BORE	N<1:0>	CPD	40
CONFIGT	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>		46		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC12F1822/16F1823 only.

8.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the Section 9.0 "Power-Down Mode (Sleep)" for more details.

8.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

8.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

14.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · ADC positive reference
- Comparator positive input
- Digital-to-Analog Converter (DAC)
- Capacitive Sensing (CPS) module

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

14.1 Independent Gain Amplifiers

The output of the FVR supplied to the ADC, Comparators, DAC and CPS module is routed through two independent programmable gain amplifiers. Each amplifier can be configured to amplify the reference voltage by 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 16.0** "**Analog-to-Digital Converter** (**ADC**) **Module**" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to Comparators, DAC and CPS module. Reference Section 17.0 "Digital-to-Analog Converter (DAC) Module", Section 19.0 "Comparator Module" and Section 27.0 "Capacitive Sensing (CPS) Module" for additional information.

14.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See **Section 30.0** "**Electrical Specifications**" for the minimum delay requirement.



SRCLK	Divider	Fosc = 32 MHz	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 4 MHz	Fosc = 1 MHz
111	512	62.5 kHz	39.0 kHz	31.3 kHz	7.81 kHz	1.95 kHz
110	256	125 kHz	78.1 kHz	62.5 kHz	15.6 kHz	3.90 kHz
101	128	250 kHz	156 kHz	125 kHz	31.25 kHz	7.81 kHz
100	64	500 kHz	313 kHz	250 kHz	62.5 kHz	15.6 kHz
011	32	1 MHz	625 kHz	500 kHz	125 kHz	31.3 kHz
010	16	2 MHz	1.25 MHz	1 MHz	250 kHz	62.5 kHz
001	8	4 MHz	2.5 MHz	2 MHz	500 kHz	125 kHz
000	4	8 MHz	5 MHz	4 MHz	1 MHz	250 kHz

TABLE 18-1: SRCLK FREQUENCY TABLE

REGISTER 18-1: SRCON0: SR LATCH CONTROL 0 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/S-0/0	R/S-0/0
SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	S = Bit is set only
I = BILIS SEL	0 = Bit is cleared	S = Bit is set only

bit 7	SRLEN: SR Latch Enable bit 1 = SR latch is enabled 0 = SR latch is disabled
bit 6-4	SRCLK<2:0>: SR Latch Clock Divider bits 000 = Generates a 1 Fosc wide pulse every 4th Fosc cycle clock 001 = Generates a 1 Fosc wide pulse every 8th Fosc cycle clock 010 = Generates a 1 Fosc wide pulse every 16th Fosc cycle clock 011 = Generates a 1 Fosc wide pulse every 32nd Fosc cycle clock 100 = Generates a 1 Fosc wide pulse every 64th Fosc cycle clock 101 = Generates a 1 Fosc wide pulse every 128th Fosc cycle clock 110 = Generates a 1 Fosc wide pulse every 256th Fosc cycle clock 111 = Generates a 1 Fosc wide pulse every 512th Fosc cycle clock
bit 3	SRQEN: SR Latch Q Output Enable bit <u>If SRLEN = 1</u> : 1 = Q is present on the SRQ pin 0 = External Q output is disabled <u>If SRLEN = 0</u> : SR latch is disabled
bit 2	SRNQEN: SR Latch \overline{Q} Output Enable bit If SRLEN = 1: 1 = \overline{Q} is present on the SRnQ pin 0 = External \overline{Q} output is disabled If SRLEN = 0: SR latch is disabled
bit 1	 SRPS: Pulse Set Input of the SR Latch bit⁽¹⁾ 1 = Pulse set input for 1 Q-clock period 0 = No effect on set input.
bit 0	 SRPR: Pulse Reset Input of the SR Latch bit⁽¹⁾ 1 = Pulse reset input for 1 Q-clock period 0 = No effect on reset input.
Note 1: Set	only, always reads back '0'.

20.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 20-1 is a block diagram of the Timer0 module.

20.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

20.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-bit Timer mode is selected by clearing the TMR0CS bit of the OPTION register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.

20.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin or the Capacitive Sensing Oscillator (CPSCLK) signal.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION register to '1' and resetting the T0XCS bit in the CPSCON0 register to '0'.

8-Bit Counter mode using the Capacitive Sensing Oscillator (CPSCLK) signal is selected by setting the TMR0CS bit in the OPTION register to '1' and setting the T0XCS bit in the CPSCON0 register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION register.



FIGURE 20-1: BLOCK DIAGRAM OF THE TIMER0

23.0 DATA SIGNAL MODULATOR

The Data Signal Modulator (DSM) is a peripheral which allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally, from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then provided to the MDOUT pin.

The carrier signal is comprised of two distinct and separate signals. A carrier high (CARH) signal and a carrier low (CARL) signal. During the time in which the modulator (MOD) signal is in a logic high state, the DSM mixes the carrier high signal with the modulator signal. When the modulator signal is in a logic low state, the DSM mixes the carrier low signal with the modulator signal.

Using this method, the DSM can generate the following types of Key Modulation schemes:

- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- Carrier Synchronization
- · Carrier Source Polarity Select
- Carrier Source Pin Disable
- Programmable Modulator Data
- Modulator Source Pin Disable
- Modulated Output Polarity Select
- Slew Rate Control

Figure 23-1 shows a Simplified Block Diagram of the Data Signal Modulator peripheral.





R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
MDCHODIS MDCHPOL MDCHSYNC -					MDCH	1<3:0>			
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable b	pit	U = Unimplemented bit, read as '0'					
u = Bit is uncha	anged	x = Bit is unkn	own -n/n = Value at POR and BOR/Value at all other F						
'1' = Bit is set		'0' = Bit is clea	ired						
bit 7 MDCHODIS: Modulator High Carrier Output Disable bit 1 = Output signal driving the peripheral output pin (selected by MDCH<3:0>) is disabled 0 = Output signal driving the peripheral output pin (selected by MDCH<3:0>) is enabled							ed d		
bit 6	MDCHPOL: 1 1 = Selected 0 = Selected	Modulator High high carrier sig high carrier sig	Carrier Polar nal is inverte nal is not inve	ity Select bit d erted					
bit 5	MDCHSYNC	: Modulator Hig	h Carrier Syn	chronization Er	nable bit				
	 1 = Modulator waits for a falling edge on the high time carrier signal before allowing a switch to low time carrier 0 = Modulator Output is not synchronized to the high time carrier signal⁽¹⁾ 								
bit 4	Unimplemen	ted: Read as 'o)'						
bit 3-0	MDCH<3:0>	Modulator Data	High Carrier	Selection bits (1)				
	1111 = Res	erved. No chan	nel connecte	d.					
	0101 = Res 0100 = CCF 0011 = Refe 0010 = MDC 0001 = MDC 0000 = Vss	erved. No char 21 output (PWM erence Clock mo CIN2 port pin CIN1 port pin	nel connecte Output mode odule signal (d. e only) CLKR)					

REGISTER 23-3: MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1			
	—	_	STR1SYNC	STR1D	STR1C	STR1B	STR1A			
bit 7	•			•	•		bit 0			
Legend:										
R = Readal	ble bit	W = Writable	e bit	U = Unimpler	mented bit, read	d as '0'				
u = Bit is ur	nchanged	x = Bit is unk	known	-n/n = Value a	at POR and BC	R/Value at all	other Resets			
'1' = Bit is s	set	'0' = Bit is cle	eared							
bit 7-5	Unimplemen	ted: Read as	'0'							
bit 4	STR1SYNC:	Steering Sync	bit							
	1 = Output st	eering update	occurs on next	PWM period						
	0 = Output st	eering update	occurs at the be	eginning of the	e instruction cyc	cle boundary				
bit 3	STR1D: Stee	ring Enable bi	it D ⁽²⁾							
	1 = P1D pin h	has the PWM	waveform with p	olarity control	from CCP1M<	1:0>				
	0 = P1D pin i	s assigned to	port pin							
bit 2	STR1C: Stee	ring Enable bit C ⁽²⁾								
	1 = P1C pin h	has the PWM	waveform with p	olarity control	from CCP1M<	1:0>				
	0 = P1C pin i	s assigned to	port pin							
bit 1	STR1B: Stee	ring Enable bi	it B							
	1 = P1B pin h	as the PWM	waveform with p	olarity control	from CCP1M<	1:0>				
	0 = P1B pin is	s assigned to	port pin							
bit 0	STR1A: Stee	ring Enable bi	it A							
	1 = P1A pin h	has the PWM	waveform with p	olarity control	from CCP1M<	1:0>				
	0 = P1A pin is	s assigned to	port pin							
Noto 1	The DIVIN Steering	a modo is ava	ilabla oply whor		N register bits	CCD1M-2.2	- 11 and			

REGISTER 24-4: PSTR1CON: PWM STEERING CONTROL REGISTER⁽¹⁾

Note 1: The PWM Steering mode is available only when the CCP1CON register bits CCP1M<3:2> = 11 and P1M<1:0> = 00.

2: PIC16(L)F1823 only.

25.4.4 SDA HOLD TIME

The hold time of the SDA pin is selected by the SDAHT bit of the SSP1CON3 register. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 25-2: I²C BUS TERMS

TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and termi- nates a transfer.
Slave	The device addressed by the mas- ter.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDA and SCL lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSP1ADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/W bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCL low to stall communication.
Bus Collision	Any time the SDA line is sampled low by the module while it is out- putting and expected high state.

25.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSP1STAT register is cleared. The received address is loaded into the SSP1BUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSP1STAT register is set, or bit SSP1OV of the SSP1CON1 register is set. The BOEN bit of the SSP1CON3 register modifies this operation. For more information see Register 25-4.

An MSSP1 interrupt is generated for each transferred data byte. Flag bit, SSP1IF, must be cleared by software.

When the SEN bit of the SSP1CON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSP1CON1 register, except sometimes in 10-bit mode. See **Section 25.2.3 "SPI Master Mode"** for more detail.

25.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP1 module configured as an I^2C Slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 25-14 and Figure 25-15 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSP1STAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSP1IF bit.
- 5. Software clears the SSP1IF bit.
- 6. Software reads received address from SSP1BUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDA low sending an ACK to the master, and sets SSP1IF bit.
- 10. Software clears SSP1IF.
- 11. Software reads the received byte from SSP1BUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the Master.
- 13. Master sends Stop condition, setting P bit of SSP1STAT, and the bus goes Idle.

25.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the eighth falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.

This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 25-16 displays a module using both address and data holding. Figure 25-17 includes the operation with the SEN bit of the SSP1CON2 register set.

- 1. S bit of SSP1STAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSP1IF is set and CKP cleared after the 8th falling edge of SCL.
- 3. Slave clears the SSP1IF.
- Slave can look at the ACKTIM bit of the SSP1CON3 register to determine if the SSP1IF was after or before the ACK.
- 5. Slave reads the address value from SSP1BUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSP1IF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSP1IF.

Note: SSP1IF is still set after the 9th falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to Master is SSP1IF not set

- 11. SSP1IF set and CKP cleared after eighth falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSP1CON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSP1BUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN	279
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	87
TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	87
EUSART Receive Data Register							273*	
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	278
BRG<7:0>								
BRG<15:8>								280*
	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	277
	Bit 7 ABDOVF GIE TMR1GIE TMR1GIF SPEN SPEN 	Bit 7Bit 6ABDOVFRCIDLGIEPEIETMR1GIEADIETMR1GIFADIFSPENRX9CSRCTX9	Bit 7Bit 6Bit 5ABDOVFRCIDL—GIEPEIETMR0IETMR1GIEADIERCIETMR1GIFADIFRCIFSPENRX9SRENSPENRX9SREN——TRISA5——TRISC5CSRCTX9TXEN	Bit 7Bit 6Bit 5Bit 4ABDOVFRCIDL—SCKPGIEPEIETMR0IEINTETMR1GIEADIERCIETXIETMR1GIFADIFRCIFTXIFSPENRX9SRENCRENSPENRX9SRENBRGTRISA5TRISA4TRISC5TRISC4CSRCTX9TXENSYNC	Bit 7Bit 6Bit 5Bit 4Bit 3ABDOVFRCIDL—SCKPBRG16GIEPEIETMR0IEINTEIOCIETMR1GIEADIERCIETXIESSPIETMR1GIFADIFRCIFTXIFSSPIFTMR1GIFADIFRCIFTXIFSSPIFSPENRX9SRENCRENADDENSPENRX9SRENCRENADDEN	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2ABDOVFRCIDL-SCKPBRG16-GIEPEIETMR0IEINTEIOCIETMR0IFTMR1GIEADIERCIETXIESSPIECCP1IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR1GIFADIFRCIFTXIFSSPIFCCP1IFSPENRX9SRENCRENADDENFERRSPENRX9SRENCRENADDENFERR-TRSATRISA5TRISA4TRISA3TRISA2TRISC5TRISC4TRISC3TRISC2CSRCTX9TXENSYNCSENDBBRGH	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1ABDOVFRCIDL—SCKPBRG16—WUEGIEPEIETMR0IEINTEIOCIETMR0IFINTFTMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IESPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERR	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0ABDOVFRCIDL—SCKPBRG16—WUEABDENGIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCIFTMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFSPENRX9SRENCRENADDENFERROERRRX9DBRG-:

TABLE 26-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Asynchronous Reception.

* Page provides register information.

Note 1: PIC16(L)F1823 only.

26.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 26.4.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 26.4.2.4 Synchronous Slave Reception Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for both the CK and DT pins (if applicable).
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

TABLE 26-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	-	SCKP	BRG16	—	WUE	ABDEN	279
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	89
RCREG	EUSART Receive Data Register						273*		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	278
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC ⁽¹⁾	—	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	277

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Synchronous Slave Reception. * Page provides register information.

Note 1: PIC16(L)F1823 only.

27.7.3 FREQUENCY THRESHOLD

The frequency threshold should be placed midway between the value of nominal frequency and the reduced frequency of the capacitive sensing oscillator. Refer to Application Note AN1103, "*Software Handling for Capacitive Sensing*" (DS01103) for more detailed information on the software required for CPS module.

Note:	For more information on general capacitive sensing refer to Application Notes:
	 AN1101, "Introduction to Capacitive Sensing" (DS01101)
	• AN1102, "Layout and Physical
	Design Guidelines for Capacitive Sensina" (DS01102)

27.8 Operation during Sleep

The capacitive sensing oscillator will continue to run as long as the module is enabled, independent of the part being in Sleep. In order for the software to determine if a frequency change has occurred, the part must be awake. However, the part does not have to be awake when the timer resource is acquiring counts.

Note: Timer0 does not operate when in Sleep, and therefore cannot be used for capacitive sense measurements in Sleep.

30.6 Thermal Considerations

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym.	Characteristic	Тур.	Units	Conditions					
TH01	θJA	Thermal Resistance Junction to Ambient	89.3	°C/W	8-pin PDIP package					
			149.5	°C/W	8-pin SOIC package					
			56.7	°C/W	8-pin DFN 3X3mm package					
			39.4	°C/W	8-pin UDFN 3X3mm package					
			70.0	°C/W	14-pin PDIP package					
			95.3	°C/W	14-pin SOIC package					
			100	°C/W	14-pin TSSOP 4x4mm package					
			45.7	°C/W	16-pin QFN 4X4mm package					
			31.8	°C/W	16-pin UQFN 4X4mm package					
TH02	θJC	Thermal Resistance Junction to Case	43.1	°C/W	8-pin PDIP package					
			39.9	°C/W	8-pin SOIC package					
			9.0	°C/W	8-pin DFN 3X3mm package					
			40.3	°C/W	8-pin UDFN 3X3mm package					
			32.0	°C/W	14-pin PDIP package					
			31.0	°C/W	14-pin SOIC package					
			24.4	°C/W	14-pin TSSOP 4x4mm package					
			6.3	°C/W	16-pin QFN 4X4mm package					
			24.4	°C/W	16-pin UQFN 4X4mm package					
TH03	TJMAX	Maximum Junction Temperature	150	°C						
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O					
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD ⁽¹⁾					
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$					
TH07	PDER	Derated Power	_	W	Pder = PDmax (Tj - Ta)/θja ⁽²⁾					

Legend: TBD = To Be Determined

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature. TJ = Junction Temperature.













FIGURE 31-22: IDD, MFINTOSC MODE (Fosc = 500 kHz), PIC12F1822 AND PIC16F1823 ONLY

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-253-4

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.