



Welcome to **E-XFL.COM** 

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

D.L.U.	
Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1823-i-sl

TABLE 3: 14-PIN ALLOCATION TABLE (PIC16(L)F1823)

Part   12   11   AN1   VREF+   CPS1   C12INO-   SRI									( – )							
RA1   12   11   AN1   VREF+   CPS1   C12IN0-   SRI   —   —   RX(1)   —   IOC   —   Y   ICSPCLK   ICDCLK	O/I	14-Pin PDIP/SOIC/TSSOP	16-Pin QFN/UQFN	A/D	Reference	Cap Sense	Comparator	SR Latch	Timers	ECCP		MSSP	Interrupt	Modulator	Pull-up	Basic
RA2	RA0	13	12	AN0	DACOUT	CPS0	C1IN+	_		-	CK <sup>(1)</sup>	-	IOC	_	Υ	
RA3 4 3 — — — — — — — — — — — — — — — — —	RA1	12	11	AN1	VREF+	CPS1	C12IN0-	SRI			RX <sup>(1)</sup> DT <sup>(1)</sup>		IOC		Υ	
RA4 3 2 AN3 — CPS3 — — T1G(f) — SDO(f) IOC — Y OSC2 CLKOUT CLKR  RA5 2 1 — — — — — T1CKI — — — IOC — Y OSC1 CLKIN  RC0 10 9 AN4 — CPS4 C2IN+ — — — — SCL — — Y —  RC1 9 8 AN5 — CPS5 C12IN1- — — — — SDA — — Y —  RC2 8 7 AN6 — CPS6 C12IN2- — — P1D — SDO(f) — MDCIN1 Y —  RC3 7 6 AN7 — CPS7 C12IN3- — — P1C — SS(f) — MDMIN Y —  RC4 6 5 — — — C2OUT SRNQ — P1B TX(f) — MDOUT Y —  RC5 5 4 — — — — — — — — CCP1 RX(f) — — MDCIN2 Y —  VDD 1 16 — — — — — — — — — — — VDD	RA2	11	10	AN2	_	CPS2	C1OUT	SRQ	T0CKI	FLT0	_	_		_	Υ	_
RA5   2   1           T1CKI         IOC     Y   OSC1	RA3	4	3	_	_		_	_	T1G <sup>(1)</sup>	_	_	SS <sup>(1)</sup>	IOC	_	Υ	
RC0         10         9         AN4         —         CPS4         C2IN+         —         —         —         —         SCL SCK         —         —         Y         —           RC1         9         8         AN5         —         CPS5         C12IN1-         —         —         —         SDA SDI         —         —         Y         —           RC2         8         7         AN6         —         CPS6         C12IN2-         —         —         P1D         —         SDO(1)         —         MDCIN1         Y         —           RC3         7         6         AN7         —         CPS7         C12IN3-         —         —         P1C         —         SS(1)         —         MDMIN         Y         —           RC4         6         5         —         —         —         —         P1B         TX(1)         —         —         MDOUT         Y         —           RC5         5         4         —         —         —         —         —         —         —         —         MDCIN2         Y         —           VDD         1         16         —         <	RA4	3	2	AN3	_	CPS3	_	_	T10S0		_	SDO <sup>(1)</sup>	IOC	_	Υ	CLKOUT
RC1       9       8       AN5       —       CPS5       C12IN1-       —       —       —       —       SDA SDI       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —       —	RA5	2	1	-	_	-	1	_	T1CKI T1OSI	ı	_		IOC	_	Υ	OSC1 CLKIN
RC2     8     7     AN6     —     CPS6     C12IN2-     —     —     P1D     —     SDI     —     MDCIN1     Y     —       RC3     7     6     AN7     —     CPS7     C12IN3-     —     —     P1C     —     SS(1)     —     MDMIN     Y     —       RC4     6     5     —     —     —     C2OUT     SRNQ     —     P1B     TX(1)     —     —     MDOUT     Y     —       RC5     5     4     —     —     —     —     —     —     MDCIN2     Y     —       VDD     1     16     —     —     —     —     —     —     —     VDD	RC0	10	9	AN4		CPS4	C2IN+	_	1	l		SCL SCK	1		Υ	ı
RC3     7     6     AN7     —     CPS7     C12IN3-     —     —     P1C     —     SS(1)     —     MDMIN     Y     —       RC4     6     5     —     —     —     C2OUT     SRNQ     —     P1B     TX(1) CK(1)     —     —     MDOUT     Y     —       RC5     5     4     —     —     —     —     —     CCP1 P1A     RX(1) DT(1)     —     —     MDCIN2 MDCIN2     Y     —       VDD     1     16     —     —     —     —     —     —     —     —     VDD	RC1	9	8	AN5		CPS5	C12IN1-	_		1		SDI			Υ	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RC2	8	7	AN6	_	CPS6	C12IN2-	_	_	P1D	_	SDO <sup>(1)</sup>	_	MDCIN1	Υ	_
RC5     5     4     —     —     —     —     —     CCP1 P1A DT(1)     —     —     MDCIN2 Y     —       VDD     1     16     —     —     —     —     —     —     —     VDD	RC3	7	6	AN7		CPS7	C12IN3-			P1C		SS <sup>(1)</sup>		MDMIN	Υ	
VDD         1         16         —         —         —         —         —         —         —         —         VDD	RC4	6	5	_	_		C2OUT	SRNQ	_	P1B			_	MDOUT	Υ	
	RC5	5	4	_	_		_				RX <sup>(1)</sup> DT <sup>(1)</sup>	_	_	MDCIN2	Υ	_
Vss   14   13   -   -   -   -   -   -   -   -   Vss	VDD	1	16	_	_		_	_	_	_		_		_	_	VDD
	Vss	14	13	_	_	_		_	_	_	_	_	_	_	_	Vss

Note 1: Pin function is selectable via the APFCON register.

TABLE 1-2: PIC12(L)F1822 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/CPS0/C1IN+/	RA0	TTL	CMOS	General purpose I/O.
DACOUT/TX <sup>(1)</sup> /CK <sup>(1)</sup> /SDO <sup>(1)</sup> /SS <sup>(1)</sup> /P1B <sup>(1)</sup> /MDOUT/ICSPDAT/	AN0	AN	_	A/D Channel 0 input.
ICDDAT	CPS0	AN	_	Capacitive sensing input 0.
	C1IN+	AN	_	Comparator C1 positive input.
	DACOUT		AN	Digital-to-Analog Converter output.
	TX		CMOS	USART asynchronous transmit.
	CK	ST	CMOS	USART synchronous clock.
	SDO	1	CMOS	SPI data output.
	SS	ST	_	Slave Select input.
	P1B		CMOS	PWM output.
	MDOUT	1	CMOS	Modulator output.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RA1/AN1/CPS1/VREF+/C1IN0-/	RA1	TTL	CMOS	General purpose I/O.
SRI/RX <sup>(1)</sup> /DT <sup>(1)</sup> /SCL/SCK/ MDMIN/ICSPCLK/ICDCLK	AN1	AN	_	A/D Channel 1 input.
MDMIN/ICSPCLK/ICDCLK	CPS1	AN	_	Capacitive sensing input 1.
	VREF+	AN	_	A/D and DAC Positive Voltage Reference input.
	C1IN0-	AN	_	Comparator C1 or C2 negative input.
	SRI	ST	_	SR latch input.
	RX	ST	_	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	SCL	I <sup>2</sup> C™	OD	I <sup>2</sup> C™ clock.
	SCK	ST	CMOS	SPI clock.
	MDMIN	ST	_	Modulator source input.
	ICSPCLK	ST	_	Serial Programming Clock.
RA2/AN2/CPS2/C1OUT/SRQ/	RA2	ST	CMOS	General purpose I/O.
T0CKI/CCP1 <sup>(1)</sup> /P1A <sup>(1)</sup> /FLT0/ SDA/SDI/INT/MDCIN1	AN2	AN	_	A/D Channel 2 input.
SDA/SDI/INT/MDCINT	CPS2	AN	_	Capacitive sensing input 2.
	C1OUT		CMOS	Comparator C1 output.
	SRQ		CMOS	SR latch non-inverting output.
	T0CKI	ST	_	Timer0 clock input.
	CCP1	ST	CMOS	Capture/Compare/PWM 1.
	P1A	1	CMOS	PWM output.
	FLT0	ST	_	ECCP Auto-Shutdown Fault input.
	SDA	I <sup>2</sup> C™	OD	I <sup>2</sup> C™ data input/output.
	SDI	CMOS	_	SPI data input.
	INT	ST		External interrupt.
	MDCIN1	ST	_	Modulator Carrier Input 1.
RA3/SS <sup>(1)</sup> /T1G <sup>(1)</sup> /VPP/MCLR	RA3	TTL	_	General purpose input.
	SS	ST	_	Slave Select input.
	T1G	ST	_	Timer1 Gate input.
	VPP	HV	_	Programming voltage.
	MCLR	ST	_	Master Clear with internal pull-up.

**Legend:** AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $1^2C^{TM}$  = Schmitt Trigger input with  $1^2C$ 

HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be assigned to one of two pin locations via software. See APFCON register (Register 12-1).

TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY

Bank 0		<del> </del>									1	
DODh(**)   INDFO	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
(not a physical register)  001h(1) INDF1	Bank 0											
(not a physical register)  002h <sup>(1)</sup> PCL Program Counter (PC) Least Significant Byte  000h <sup>(1)</sup> FSR0L Indirect Data Memory Address 0 Low Pointer  005h <sup>(1)</sup> FSR0H Indirect Data Memory Address 0 High Pointer  006h <sup>(1)</sup> FSR1L Indirect Data Memory Address 0 High Pointer  006h <sup>(1)</sup> FSR1L Indirect Data Memory Address 1 Low Pointer  007h <sup>(1)</sup> FSR1H Indirect Data Memory Address 1 High Pointer  008h <sup>(1)</sup> FSR1H Indirect Data Memory Address 1 High Pointer  0000 00  008h <sup>(1)</sup> FSR1H Indirect Data Memory Address 1 High Pointer  0000 00  008h <sup>(1)</sup> WREG Working Register  009h <sup>(1)</sup> WREG Working Register  000h PCLATH — Write Buffer for the upper 7 bits of the Program Counter  008h <sup>(1)</sup> INTCON GIE PEIE TMR0IE INTE IOCIE TMR0IF INTF IOCIF 0000 00  006h <sup>(1)</sup> INTCON GIE PEIE TMR0IE INTE IOCIE TMR0IF INTF IOCIF 0000 00  006h PORTA — RA5 RA4 RA3 RA2 RA1 RA0xx x3  000h — Unimplemented — — RC5 RC4 RC3 RC2 RC1 RC0xx x3  000h — Unimplemented — — — RC5 RC4 RC3 RC2 RC1 RC0xx x3  00Fh — Unimplemented — — — RC5 RC4 RC3 RC2 RC1 RC0xx x3  00Fh — Unimplemented — — — — RC5 RC4 RC3 RC2 RC1 RC0xx x3  01h PIR1 TMR1GIF ADIF RCIF TXIF SSP1IF CCP1IF TMR2IF TMR1IF 0000 00  013h — Unimplemented — — — — — 0000 0-013h — Unimplemented — — 0014h — Unimplemented — — 0015h TMR0 Timer0 Module Register — — 0016h TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register — xxxx xx x5  017h TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register — xxxx xx x5  018h T1CON TMR1GE T1GPOL T1GTM T1GSPM T1GSPN T1GSS 119cOl 119cOl 119cOl 119cOl 1000 00  0101A TMR2 Timer2 Module Register — 0000 00  0101A TMR2 Timer2 Module Register — 0000 00  0101A TMR2 Timer2 Module Register — 0000 000  0101A TMR2 Timer2 Module Register — 0000 000  0101A TMR2 Timer2 Module Register — 0000 0000 0000 0000 0000 00000 0000 0000	00h <sup>(1)</sup>	INDF0			es contents of	FSR0H/FSR0	L to address	data memory	/		xxxx xxxx	xxxx xxxx
003h(1)   STATUS	01h <sup>(1)</sup>	INDF1	_		es contents of	FSR1H/FSR1	L to address	data memory	/		xxxx xxxx	xxxx xxxx
DOAh(1)	02h <sup>(1)</sup>	PCL	Program Cou	ınter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
OSSh(1)	03h <sup>(1)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
000bh(1)   FSR1L	04h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
007h(1)         FSR1H         Indirect Data Memory Address 1 High Pointer         0000 00           008h(1)         BSR         —         —         BSR         —        0 00           009h(1)         WREG         Working Register         0000 00         00         00         00           00Ah(1)         PCLATH         —         Write Buffer for the upper 7 bits of the Program Counter         -000 00         00           00Bh(1)         INTCON         GIE         PEIE         TMR0IE         INTE         IOCIE         TMR0IF         INTF         IOCIF         0000 00           00Ch         PORTA         —         RA5         RA4         RA3         RA2         RA1         RA0        xx xx           00Dh         —         Unimplemented         —        xx xx           00Fh         —         Unimplemented         —        xx xx           00Fh         —         Unimplemented         —        xx xx           011h         PIR1         TMR1GIF         ADIF         RCIF         TXIF         SSP1IF         CCP1IF         TMR2IF         TMR1IF         0000 00           012h         PIR2         OSFIF         CZIF(2)         C1IF         EEIF	05h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
DOBh(1)	06h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
009h(f)         WREG         Working Register         0000 00           00Ah(f)         PCLATH         —         Write Buffer for the upper 7 bits of the Program Counter         -000 00           00Bh(f)         INTCON         GIE         PEIE         TMR0IE         INTE         IOCIE         TMR0IF         INTF         IOCIF         0000 00           00Ch         PORTA         —         —         RA5         RA4         RA3         RA2         RA1         RA0        xxx         xx           00Dh         —         Unimplemented         —         —         C         00Eh         PORTC(2)         —         —         RC5         RC4         RC3         RC2         RC1         RC0        xxx         xx           00Fh         —         Unimplemented         —         —         —         —         010h         —         Unimplemented         —         —         —         011h         PIR2         OSFIF         C2IF(2)         C1IF         EEIF         BCL1IF         —         —         —         0000 00         00         00         00         00         00         00         00         00         00         00         00         00         00 <td>07h<sup>(1)</sup></td> <td>FSR1H</td> <td>Indirect Data</td> <td>Memory Addr</td> <td>ess 1 High Poi</td> <td>nter</td> <td></td> <td></td> <td></td> <td></td> <td>0000 0000</td> <td>0000 0000</td>	07h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
00Ah <sup>(1)</sup> PCLATH         —         Write Buffer for the upper 7 bits of the Program Counter         -000 00           00Bh <sup>(1)</sup> INTCON         GIE         PEIE         TMR0IE         INTE         IOCIE         TMR0IF         INTF         IOCIF         0000 00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00 <t< td=""><td>08h<sup>(1)</sup></td><td>BSR</td><td>_</td><td>_</td><td>_</td><td></td><td></td><td>BSR&lt;4:0&gt;</td><td></td><td></td><td>0 0000</td><td>0 0000</td></t<>	08h <sup>(1)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
OBBh <sup>(1)</sup> INTCON         GIE         PEIE         TMR0IE         INTE         IOCIE         TMR0IF         INTF         IOCIF         0000 00           00Ch         PORTA         —         —         RA5         RA4         RA3         RA2         RA1         RA0         —xx xx           00Dh         —         Unimplemented         —         —         C         C         —xx xx           00Fh         —         Unimplemented         —         —         C         C         —xx xx           00Fh         —         Unimplemented         —         —         TMR1IF         0000 00         0000 00           011h         PIR1         TMR1GIF         ADIF         RCIF         TXIF         SSP1IF         CCP1IF         TMR2IF         TMR1IF         0000 00           012h         PIR2         OSFIF         C2IF <sup>(2)</sup> C1IF         EEIF         BCL1IF         —         —         —         0000 00           013h         —         Unimplemented         —         —         —         —         —         0000 00         0000 00         0000 00         0000 00         0000 00         0000 00         0000 00         0000 00         0000	09h <sup>(1)</sup>	WREG	Working Reg	ister	•	•					0000 0000	uuuu uuuu
OOCh         PORTA         —         RA5         RA4         RA3         RA2         RA1         RA0        xx xx           00Dh         —         Unimplemented         —         —         RC5         RC4         RC3         RC2         RC1         RC0        xx xx           00Fh         —         Unimplemented         —         —         Unimplemented         —           010h         —         Unimplemented         —         —         011h         PIR1         TMR1GIF         ADIF         RCIF         TXIF         SSP1IF         CCP1IF         TMR2IF         TMR1IF         0000         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00	0Ah <sup>(1)</sup>	PCLATH	_	Write Buffer f	for the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
00Dh         —         Unimplemented         —           00Eh         PORTC <sup>(2)</sup> —         —         RC5         RC4         RC3         RC2         RC1         RC0         —xx xx           00Fh         —         Unimplemented         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —	0Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
00Eh         PORTC <sup>(2)</sup> —         RC5         RC4         RC3         RC2         RC1         RC0        xx xx           00Fh         —         Unimplemented         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —<	0Ch	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	xx xxxx
00Fh         —         Unimplemented         —           010h         —         Unimplemented         —           011h         PIR1         TMR1GIF         ADIF         RCIF         TXIF         SSP1IF         CCP1IF         TMR2IF         TMR1IF         0000         00           012h         PIR2         OSFIF         C2IF <sup>(2)</sup> C1IF         EEIF         BCL1IF         —         —         0000         0-           013h         —         Unimplemented         —         —         —         014h         —         Unimplemented         —         —         —         015h         TMR0         Timer0 Module Register         XXXX         XXX         XXX<	0Dh	_	Unimplement	ted		•				•	_	_
010h         —         Unimplemented         —           011h         PIR1         TMR1GIF         ADIF         RCIF         TXIF         SSP1IF         CCP1IF         TMR2IF         TMR1IF         0000         000           012h         PIR2         OSFIF         C2IF <sup>(2)</sup> C1IF         EEIF         BCL1IF         —         —         0000         0-           013h         —         Unimplemented         —         —         014h         —         Unimplemented         —         —         015h         TMR0         Timer0 Module Register         —         xxxx         xx         xxx         xxx <td>0Eh</td> <td>PORTC<sup>(2)</sup></td> <td>_</td> <td>_</td> <td>RC5</td> <td>RC4</td> <td>RC3</td> <td>RC2</td> <td>RC1</td> <td>RC0</td> <td>xx xxxx</td> <td>xx xxxx</td>	0Eh	PORTC <sup>(2)</sup>	_	_	RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	xx xxxx
011h         PIR1         TMR1GIF         ADIF         RCIF         TXIF         SSP1IF         CCP1IF         TMR2IF         TMR1IF         0000 00           012h         PIR2         OSFIF         C2IF <sup>(2)</sup> C1IF         EEIF         BCL1IF         —         —         0000 0-           013h         —         Unimplemented         —         —         014h         —         Unimplemented         —         —           015h         TMR0         Timer0 Module Register         —         xxxx         xx	0Fh	_	Unimplement	ted		•				•	_	_
012h         PIR2         OSFIF         C2IF <sup>(2)</sup> C1IF         EEIF         BCL1IF         —         —         0000 0-           013h         —         Unimplemented         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         <	10h	_	Unimplement	ted							_	_
013h         —         Unimplemented         —           014h         —         Unimplemented         —           015h         TMR0         Timer0 Module Register         xxxxx         xxxx           016h         TMR1L         Holding Register for the Least Significant Byte of the 16-bit TMR1 Register         xxxxx         xxxx           017h         TMR1H         Holding Register for the Most Significant Byte of the 16-bit TMR1 Register         xxxxx         xxx           018h         T1CON         TMR1CS1         TMR1CS0         T1CKPS<1:0>         T1OSCEN         T1SYNC         —         TMR1ON         0000         00           019h         T1GCON         TMR1GE         T1GPOL         T1GTM         T1GSPM         T1GGO/DONE         T1GVAL         T1GSS<1:0>         0000         00           01Ah         TMR2         Timer2 Module Register         0000         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00	11h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
014h         —         Unimplemented         —           015h         TMR0         Timer0 Module Register         xxxx         xxx           016h         TMR1L         Holding Register for the Least Significant Byte of the 16-bit TMR1 Register         xxxx         xxx           017h         TMR1H         Holding Register for the Most Significant Byte of the 16-bit TMR1 Register         xxxx         xxx           018h         T1CON         TMR1CS1         TMR1CS0         T1CKPS<1:0>         T1OSCEN         T1SYNC         —         TMR1ON         0000         00           019h         T1GCON         TMR1GE         T1GPOL         T1GTM         T1GSPM         T1GGO/DONE         T1GVAL         T1GSS<1:0>         0000         00           01Ah         TMR2         Timer2 Module Register         0000         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00<	12h	PIR2	OSFIF	C2IF <sup>(2)</sup>	C1IF	EEIF	BCL1IF	_	_	_	0000 0	0000 0
015h         TMR0         Timer0 Module Register         xxxx         xxx           016h         TMR1L         Holding Register for the Least Significant Byte of the 16-bit TMR1 Register         xxxx         xxx           017h         TMR1H         Holding Register for the Most Significant Byte of the 16-bit TMR1 Register         xxxx         xxx           018h         T1CON         TMR1CS1         TMR1CS0         T1CKPS<1:0>         T1OSCEN         T1SYNC         —         TMR1ON         0000         00           019h         T1GCON         TMR1GE         T1GPOL         T1GTM         T1GSPM         T1GGO/DONE         T1GVAL         T1GSS<1:0>         0000         00           01Ah         TMR2         Timer2 Module Register         0000         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00	13h	_	Unimplement	ted		•				•	_	_
016h     TMR1L     Holding Register for the Least Significant Byte of the 16-bit TMR1 Register     xxxx     xxx       017h     TMR1H     Holding Register for the Most Significant Byte of the 16-bit TMR1 Register     xxxx     xxx       018h     T1CON     TMR1CS1     TMR1CS0     T1CKPS<1:0>     T1OSCEN     T1SYNC     —     TMR1ON     0000     00       019h     T1GCON     TMR1GE     T1GPOL     T1GTM     T1GSPM     T1GYAL     T1GVAL     T1GSS<1:0>     0000     00       01Ah     TMR2     Timer2 Module Register     0000     00	14h	_	Unimplement	ted							_	_
017h         TMR1H         Holding Register for the Most Significant Byte of the 16-bit TMR1 Register         xxxx         xxx           018h         T1CON         TMR1CS1         TMR1CS0         T1CKPS<1:0>         T1OSCEN         T1SYNC         —         TMR1ON         0000         00           019h         T1GCON         TMR1GE         T1GPOL         T1GTM         T1GSPM         T1GGO/DONE         T1GVAL         T1GSS<1:0>         0000         00           01Ah         TMR2         Timer2 Module Register         0000         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00 <td< td=""><td>15h</td><td>TMR0</td><td>Timer0 Modu</td><td>ıle Register</td><td></td><td></td><td></td><td></td><td></td><td></td><td>xxxx xxxx</td><td>uuuu uuuu</td></td<>	15h	TMR0	Timer0 Modu	ıle Register							xxxx xxxx	uuuu uuuu
018h         T1CON         TMR1CS1         TMR1CS0         T1CKPS<1:0>         T1OSCEN         T1SYNC         —         TMR1ON         0000         00           019h         T1GCON         TMR1GE         T1GPOL         T1GTM         T1GSPM         T1GGO/DONE         T1GVAL         T1GSS<1:0>         0000         02           01Ah         TMR2         Timer2 Module Register         0000         02         0000         02	16h	TMR1L	Holding Regi	ister for the Le	ast Significant	Byte of the 16	6-bit TMR1 Re	egister			xxxx xxxx	uuuu uuuu
019h         T1GCON         TMR1GE         T1GPOL         T1GTM         T1GSPM         T1GGO/DONE         T1GVAL         T1GSS<1:0>         0000 02           01Ah         TMR2         Timer2 Module Register         0000 00	17h	TMR1H	Holding Regi	ister for the Mo	ost Significant I	Byte of the 16	-bit TMR1 Re	gister			xxxx xxxx	uuuu uuuu
01Ah         TMR2         Timer2 Module Register         DONE         0000 00	18h	T1CON	TMR1CS1	TMR1CS0	T1CKP	S<1:0>	T10SCEN	T1SYNC	_	TMR10N	0000 00-0	uuuu uu-u
	19h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM		T1GVAL	T1GS	S<1:0>	0000 0x00	uuuu uxuu
01Bh         PR2         Timer2 Period Register         1111 11	1Ah	TMR2	Timer2 Module Register							0000 0000	0000 0000	
	1Bh	PR2	Timer2 Period Register							1111 1111	1111 1111	
01Ch T2CON — T2OUTPS<3:0> TMR2ON T2CKPS<1:0> -000 00	1Ch	T2CON	— T2OUTPS<3:0> TMR2ON T2CKPS<1:0>						-000 0000	-000 0000		
01Dh — Unimplemented —	1Dh	_	Unimplemented						_	_		
01Eh CPSCONO CPSON CPSRM — CPSRNG<1:0> CPSOUT TOXCS 00 00	1Eh	CPSCON0	CPSON	CPSRM	_	_	CPSRN	G<1:0>	CPSOUT	T0XCS	00 0000	00 0000
01Fh	1Fh	CPSCON1	_	_	_	_	CPSCH	<3:2> <sup>(2)</sup>	CPSC	:H<1:0>	0000	0000

**Legend:** x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

- 2: PIC16(L)F1823 only.
- 3: Unimplemented. Read as '1'.
- 4: PIC12(L)F1822 only.

**TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)** 

INDLL		LOIALI	01101101	· ILCIOI	LIX SOIVIIV	17.11 (O	J.41.1140L	,	1	1	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 5											
280h <sup>(1)</sup>	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	1		xxxx xxxx	xxxx xxxx
281h <sup>(1)</sup>	INDF1	Addressing the (not a physical	nis location us al register)		xxxx xxxx	xxxx xxxx					
282h <sup>(1)</sup>	PCL	Program Cou	ınter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
283h <sup>(1)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
284h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter			•	•	0000 0000	uuuu uuuu
285h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Po	inter					0000 0000	0000 0000
286h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
287h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 0000	0000 0000
288h <sup>(1)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
289h <sup>(1)</sup>	WREG	Working Reg	ister							0000 0000	uuuu uuuu
28Ah <sup>(1)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	gram Counte	er			-000 0000	-000 0000
28Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
28Ch	_	Unimplement	Inimplemented								
28Dh	_	Unimplement	Inimplemented								
28Eh	_	Unimplement	Inimplemented								_
28Fh	_	Unimplement	ted							_	_
290h	_	Unimplement	ted							_	_
291h	CCPR1L	Capture/Com	pare/PWM Re	egister 1 (LSB)						xxxx xxxx	uuuu uuuu
292h	CCPR1H	Capture/Com	pare/PWM Re	egister 1 (MSB	)					xxxx xxxx	uuuu uuuu
293h	CCP1CON	P1M·	<1:0>	DC1B	<1:0>		CCP1	M<3:0>		0000 0000	0000 0000
294h	PWM1CON	P1RSEN			F	P1DC<6:0>				0000 0000	0000 0000
295h	CCP1AS	CCP1ASE		CCP1AS<2:0>	•	PSS1A	C<1:0>	PSS1	3D<1:0>	0000 0000	0000 0000
296h	PSTR1CON	_	_	_	STR1SYNC	STR1D	STR1C	STR1B	STR1A	0 0001	0 0001
297h	_	Unimplement	ted	•				•	•	_	_
298h	_	Unimplement	Inimplemented								_
299h	_	Unimplement	Jnimplemented								_
29Ah	_	Unimplement	Jnimplemented								_
29Bh	_	Unimplemented								_	_
29Ch	_	Unimplemented								_	_
29Dh	_	Unimplement	Unimplemented								_
29Eh	_	Unimplement	ted							_	_
29Fh	_	Unimplement	ted		_	_					
I agand:			ad - valua	dananda an as	ndition - = un	implemented		_			

**Legend:** x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

1: These registers can be addressed from any bank.

2: PIC16(L)F1823 only.

3: Unimplemented. Read as '1'.

4: PIC12(L)F1822 only.

TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

(not a physical register)           401h <sup>(1)</sup> INDF1         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)         xxxx xxxx           402h <sup>(1)</sup> PCL         Program Counter (PC) Least Significant Byte         0000 0000           403h <sup>(1)</sup> STATUS         —         —         TO         PD         Z         DC         C        1 1000           404h <sup>(1)</sup> FSR0L         Indirect Data Memory Address 0 Low Pointer         0000 0000         0000           405h <sup>(1)</sup> FSR0H         Indirect Data Memory Address 1 Low Pointer         0000 0000         0000           406h <sup>(1)</sup> FSR1L         Indirect Data Memory Address 1 Low Pointer         0000 0000         0000           408h <sup>(1)</sup> BSR         —         —         BSR<4:0>        0 0000           409h <sup>(1)</sup> WREG         Working Register         0000 0000           40Ah <sup>(1)</sup> PCLATH         —         Write Buffer for the upper 7 bits of the Program Counter         -000 0000	ABLE	J-0.	PECIAL F	ONC HO	N KEGISTI	EK SUMI	MAKT (CO	ONTINUE	(U)	T	1	1
400hff	ddress	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		Value on all other Resets
Month   Mont	Bank 8											
(not a physical register)	00h <sup>(1)</sup>	NDF0				xxxx xxxx	xxxx xxxx					
403h <sup>(1)</sup>	)1h <sup>(1)</sup>	NDF1			es contents of	FSR1H/FSR	IL to address	data memory	1		xxxx xxxx	xxxx xxxx
404h(1)   FSROL	)2h <sup>(1)</sup> P	PCL	Program Cou	nter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
405h(1)	)3h <sup>(1)</sup> S	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
406h <sup>(1)  </sup> FSR1L	)4h <sup>(1)</sup> F	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•			•	0000 0000	uuuu uuuu
407h(1)         FSR1H         Indirect Data Memory Address 1 High Pointer         0000 0000           408h(1)         BSR         —         —         BSR<4:0>        0 0000           409h(1)         WREG         Working Register         0000 0000         0000         0000           40Ah(1)         PCLATH         —         Write Buffer for the upper 7 bits of the Program Counter         -000 0000         0000           40Bh(1)         INTCON         GIE         PEIE         TMR0IE         INTE         IOCIE         TMR0IF         INTF         IOCIF         0000 0000           40Ch         —         Unimplemented         —         —         —         —           40Dh         —         Unimplemented         —         —         —         —           40Eh         —         Unimplemented         —         —         —         —           40Fh         —         Unimplemented         —         —         —         —           410h         —         Unimplemented         —         —         —         —           411h         —         Unimplemented         —         —         —         —         —         —         —         —	)5h <sup>(1)</sup> F	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
408h <sup>(1)</sup>   BSR	)6h <sup>(1)</sup> F	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
409h(1)         WREG         Working Register         0000 0000           40Ah(1)         PCLATH         — Write Buffer for the upper 7 bits of the Program Counter         -000 0000           40Bh(1)         INTCON         GIE         PEIE         TMR0IE         INTE         IOCIE         TMR0IF         INTF         IOCIF         0000 0000           40Ch         — Unimplemented         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —	)7h <sup>(1)</sup> F	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
40Ah(1)   PCLATH	)8h <sup>(1)</sup> B	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
40Bh(f)         INTCON         GIE         PEIE         TMR0IE         INTE         IOCIE         TMR0IF         INTF         IOCIF         0000         000x           40Ch         —         Unimplemented         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         — <td>)9h<sup>(1)</sup> V</td> <td>WREG</td> <td>Working Regi</td> <td>ister</td> <td></td> <td>l.</td> <td></td> <td></td> <td></td> <td></td> <td>0000 0000</td> <td>uuuu uuuu</td>	)9h <sup>(1)</sup> V	WREG	Working Regi	ister		l.					0000 0000	uuuu uuuu
40Ch         —         Unimplemented         —           40Dh         —         Unimplemented         —           40Eh         —         Unimplemented         —           40Fh         —         Unimplemented         —           410h         —         Unimplemented         —           411h         —         Unimplemented         —           412h         —         Unimplemented         —           413h         —         Unimplemented         —           414h         —         Unimplemented         —           415h         —         Unimplemented         —           416h         —         Unimplemented         —           417h         —         Unimplemented         —           418h         —         Unimplemented         —           419h         —         Unimplemented         —           41Bh         —         Unimplemented         —           41Ch         —         Unimplemented         —           41Dh         —         Unimplemented         —	)Ah <sup>(1)</sup> P	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pr	ogram Counte	er			-000 0000	-000 0000
40Dh         —         Unimplemented         —           40Eh         —         Unimplemented         —           40Fh         —         Unimplemented         —           410h         —         Unimplemented         —           411h         —         Unimplemented         —           412h         —         Unimplemented         —           413h         —         Unimplemented         —           414h         —         Unimplemented         —           415h         —         Unimplemented         —           416h         —         Unimplemented         —           417h         —         Unimplemented         —           418h         —         Unimplemented         —           419h         —         Unimplemented         —           41Ah         —         Unimplemented         —           41Bh         —         Unimplemented         —           41Ch         —         Unimplemented         —           41Dh         —         Unimplemented         —           41Dh         —         Unimplemented         —           41Dh         —         Un	)Bh <sup>(1)</sup>	NTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
40Eh         —         Unimplemented         —           40Fh         —         Unimplemented         —           410h         —         Unimplemented         —           411h         —         Unimplemented         —           412h         —         Unimplemented         —           413h         —         Unimplemented         —           414h         —         Unimplemented         —           415h         —         Unimplemented         —           416h         —         Unimplemented         —           417h         —         Unimplemented         —           418h         —         Unimplemented         —           419h         —         Unimplemented         —           41Ah         —         Unimplemented         —           41Bh         —         Unimplemented         —           41Ch         —         Unimplemented         —           41Dh         —         Unimplemented         —	OCh –	_	Unimplement	ed	l		l.	1			_	_
40Fh         —         Unimplemented         —           410h         —         Unimplemented         —           411h         —         Unimplemented         —           412h         —         Unimplemented         —           413h         —         Unimplemented         —           414h         —         Unimplemented         —           415h         —         Unimplemented         —           416h         —         Unimplemented         —           417h         —         Unimplemented         —           418h         —         Unimplemented         —           419h         —         Unimplemented         —           41Ah         —         Unimplemented         —           41Bh         —         Unimplemented         —           41Ch         —         Unimplemented         —           41Dh         —         Unimplemented         —	)Dh –	_	Unimplement	ed							_	_
410h         —         Unimplemented         —           411h         —         Unimplemented         —           412h         —         Unimplemented         —           413h         —         Unimplemented         —           414h         —         Unimplemented         —           415h         —         Unimplemented         —           416h         —         Unimplemented         —           417h         —         Unimplemented         —           418h         —         Unimplemented         —           419h         —         Unimplemented         —           41Ah         —         Unimplemented         —           41Bh         —         Unimplemented         —           41Ch         —         Unimplemented         —           41Dh         —         Unimplemented         —	)Eh –	_	Unimplement	ed							_	_
411h       —       Unimplemented       —         412h       —       Unimplemented       —         413h       —       Unimplemented       —         414h       —       Unimplemented       —         415h       —       Unimplemented       —         416h       —       Unimplemented       —         417h       —       Unimplemented       —         418h       —       Unimplemented       —         419h       —       Unimplemented       —         41Ah       —       Unimplemented       —         41Ch       —       Unimplemented       —         41Dh       —       Unimplemented       —         41Dh       —       Unimplemented       —	)Fh –	_	Unimplement	ed							_	_
412h       —       Unimplemented       —         413h       —       Unimplemented       —         414h       —       Unimplemented       —         415h       —       Unimplemented       —         416h       —       Unimplemented       —         417h       —       Unimplemented       —         418h       —       Unimplemented       —         419h       —       Unimplemented       —         41Ah       —       Unimplemented       —         41Bh       —       Unimplemented       —         41Ch       —       Unimplemented       —         41Dh       —       Unimplemented       —	I0h –	_	Unimplement	ed							_	_
413h       —       Unimplemented       —         414h       —       Unimplemented       —         415h       —       Unimplemented       —         416h       —       Unimplemented       —         417h       —       Unimplemented       —         418h       —       Unimplemented       —         419h       —       Unimplemented       —         41Ah       —       Unimplemented       —         41Bh       —       Unimplemented       —         41Ch       —       Unimplemented       —         41Dh       —       Unimplemented       —	I1h –	_	Unimplement	ed							_	_
414h       —       Unimplemented       —         415h       —       Unimplemented       —         416h       —       Unimplemented       —         417h       —       Unimplemented       —         418h       —       Unimplemented       —         419h       —       Unimplemented       —         41Ah       —       Unimplemented       —         41Bh       —       Unimplemented       —         41Ch       —       Unimplemented       —         41Dh       —       Unimplemented       —	I2h –	_	Unimplement	ed							_	_
415h       —       Unimplemented       —         416h       —       Unimplemented       —         417h       —       Unimplemented       —         418h       —       Unimplemented       —         419h       —       Unimplemented       —         41Ah       —       Unimplemented       —         41Bh       —       Unimplemented       —         41Ch       —       Unimplemented       —         41Dh       —       Unimplemented       —	I3h –	_	Unimplement	ed							_	_
416h       —       Unimplemented       —         417h       —       Unimplemented       —         418h       —       Unimplemented       —         419h       —       Unimplemented       —         41Ah       —       Unimplemented       —         41Bh       —       Unimplemented       —         41Ch       —       Unimplemented       —         41Dh       —       Unimplemented       —	I4h –	_	Unimplement	ed							_	_
417h         —         Unimplemented         —           418h         —         Unimplemented         —           419h         —         Unimplemented         —           41Ah         —         Unimplemented         —           41Bh         —         Unimplemented         —           41Ch         —         Unimplemented         —           41Dh         —         Unimplemented         —	I5h –	_	Unimplement	ed							_	_
418h         —         Unimplemented         —           419h         —         Unimplemented         —           41Ah         —         Unimplemented         —           41Bh         —         Unimplemented         —           41Ch         —         Unimplemented         —           41Dh         —         Unimplemented         —	I6h –	_	Unimplement	ed							_	_
419h         —         Unimplemented         —           41Ah         —         Unimplemented         —           41Bh         —         Unimplemented         —           41Ch         —         Unimplemented         —           41Dh         —         Unimplemented         —	17h –	_	Unimplement	ed							_	_
41Ah         —         Unimplemented         —           41Bh         —         Unimplemented         —           41Ch         —         Unimplemented         —           41Dh         —         Unimplemented         —	18h –	_	Unimplement	ed							_	_
41Bh         —         Unimplemented         —           41Ch         —         Unimplemented         —           41Dh         —         Unimplemented         —	I9h –	_	Unimplement	ed							_	_
41Ch         —         Unimplemented         —           41Dh         —         Unimplemented         —	IAh –	_	Unimplement	ed							_	_
41Dh — Unimplemented —	IBh –	_	Unimplement	ed							_	_
	ICh -	_	Unimplement	ed							_	_
41Eh — Unimplemented —	IDh –	_	Unimplement	ed							_	_
	IEh -	_	Unimplement	ed							_	_
41Fh — Unimplemented —	IFh –	_	Unimplement	ed							_	_

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

- 2: PIC16(L)F1823 only.
- 3: Unimplemented. Read as '1'.
- 4: PIC12(L)F1822 only.


#### 7.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Word 1 are set to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

#### FIGURE 7-2: BROWN-OUT READY



#### FIGURE 7-3: BROWN-OUT SITUATIONS




TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	164
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIE2	OSFIE	C2IE <sup>(1)</sup>	C1IE	EEIE	BCL1IE	_	_	_	88
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
PIR2	OSFIF	C2IF <sup>(1)</sup>	C1IF	EEIF	BCL1IF	_	_	_	90

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by Interrupts.

**Note 1:** PIC16(L)F1823 only.

#### REGISTER 12-10: ANSELC: PORTC ANALOG SELECT REGISTER

U-0	U-0	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 Unimplemented: Read as '0'

bit 3-0 ANSC<3:0>: Analog Select between Analog or Digital Function on pins RC<3:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

#### REGISTER 12-11: WPUC: WEAK PULL-UP PORTC REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	_	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 WPUC<5:0>: Weak Pull-up Register bits<sup>(1, 2)</sup>

1 = Pull-up enabled0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

#### TABLE 12-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC<sup>(1)</sup>

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	_	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	122
LATC	_	_	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	121
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		164
PORTC	_	_	RC5	RC4	RC3	RC2	RC1	RC0	121
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121
WPUC	_	_	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	122

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

**Note 1:** PIC16(L)F1823 only.

## 15.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between of -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, "Use and Calibration of the Internal Temperature Indicator" (DS01333) for more details regarding the calibration process.

#### 15.1 Circuit Operation

Figure 15-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 15-1 describes the output characteristics of the temperature indicator.

#### **EQUATION 15-1: VOUT RANGES**

High Range: Vout = VDD - 4VT

Low Range: Vout = VDD - 2VT


The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See Section 14.0 "Fixed Voltage Reference (FVR)" for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

FIGURE 15-1: TEMPERATURE CIRCUIT DIAGRAM



## 15.2 Minimum Operating VDD vs. Minimum Sensing Temperature

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 15-1 shows the recommended minimum VDD vs. range setting.

TABLE 15-1: RECOMMENDED VDD VS. RANGE


Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

#### **15.3** Temperature Output

The output of the circuit is measured using the internal analog to digital converter. A channel is reserved for the temperature circuit output. Refer to Section 16.0 "Analog-to-Digital Converter (ADC) Module" for detailed information.

#### 15.3.1 ADC ACQUISITION TIME

To ensure accurate temperature measurements, the user must wait at least 200 usec after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 usec between sequential conversions of the temperature indicator output.



#### 24.4.8 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a reset, see **Section 12.1 "Alternate Pin Function"** for more information.


TABLE 24-10: SUMMARY OF REGISTERS ASSOCIATED WITH ENHANCED PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	RXDTSEL	SDOSEL	SSSEL	_	T1GSEL	TXCKSEL	P1BSEL <sup>(2)</sup>	CCP1SEL <sup>(2)</sup>	114
CCP1CON	P1M	<1:0>	DC1B	<1:0>		CCP1	√3:0>		213
CCP1AS	CCP1ASE		CCP1AS<2:0>	•	PSS1A	C<1:0>	PSS1B	D<1:0>	214
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
PR2	Timer2 Period	d Register							176*
PSTR1CON	_	_	_	STR1SYNC	STR1D <sup>(1)</sup>	STR1C <sup>(1)</sup>	STR1B	STR1A	216
PWM1CON	P1RSEN				P1DC<6:0>				215
T2CON	_		T2OUTI	PS<3:0>		TMR2ON	T2CKP	'S<:0>1	178
TMR2	Timer2 Modu	e Register							176*
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

Page provides register information.

Note 1: PIC16(L)F1823 only. 2: PIC12(L)F1822 only.



#### 25.6.7 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception (Figure 25-29) is enabled by programming the Receive Enable bit, RCEN bit of the SSP1CON2 register.

Note: The MSSP1 module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSP1SR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSP1SR are loaded into the SSP1BUF, the BF flag bit is set, the SSP1IF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP1 is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSP1CON2 register.

#### 25.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSP1BUF from SSP1SR. It is cleared when the SSP1BUF register is read.

#### 25.6.7.2 SSP1OV Status Flag

In receive operation, the SSP1OV bit is set when eight bits are received into the SSP1SR and the BF flag bit is already set from a previous reception.

#### 25.6.7.3 WCOL Status Flag

If the user writes the SSP1BUF when a receive is already in progress (i.e., SSP1SR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

#### 25.6.7.4 Typical Receive Sequence:

- The user generates a Start condition by setting the SEN bit of the SSP1CON2 register.
- SSP1IF is set by hardware on completion of the Start.
- 3. SSP1IF is cleared by software.
- User writes SSP1BUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSP1BUF is written to.
- 6. The MSSP1 module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSP1CON2 register.
- The MSSP1 module generates an interrupt at the end of the ninth clock cycle by setting the SSP1IF bit.

- 8. User sets the RCEN bit of the SSP1CON2 register and the Master clocks in a byte from the slave.
- 9. After the eighth falling edge of SCL, SSP1IF and BF are set.
- Master clears SSP1IF and reads the received byte from SSP1UF, clears BF.
- Master sets ACK value sent to slave in ACKDT bit of the SSP1CON2 register and initiates the ACK by setting the ACKEN bit.
- Masters ACK is clocked out to the Slave and SSP1IF is set.
- 13. User clears SSP1IF.
- Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.

## 25.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSP1CON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP1 module then goes into Idle (Figure 25-30).

#### 25.6.8.1 WCOL Status Flag

If the user writes the SSP1BUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write does not occur).


#### 25.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSP1CON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSP1STAT register is set. A TBRG later, the PEN bit is cleared and the SSP1IF bit is set (Figure 25-31).


#### 25.6.9.1 WCOL Status Flag

If the user writes the SSP1BUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

#### FIGURE 25-30: ACKNOWLEDGE SEQUENCE WAVEFORM



#### FIGURE 25-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



# 26.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- Full-duplex asynchronous transmit and receive
- · Two-character input buffer
- · One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- · Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- · Wake-up on Break reception
- · 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 26-1 and Figure 26-2.

FIGURE 26-1: EUSART TRANSMIT BLOCK DIAGRAM




TABLE 26-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

BAUD RATE	<b>SYNC</b> = 0, <b>BRGH</b> = 1, <b>BRG16</b> = 0												
	Fosc = 8.000 MHz			Fos	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	_	_	_	_	_	_	_	_	_	300	0.16	207	
1200	_	_	_	1202	0.16	207	1200	0.00	191	1202	0.16	51	
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25	
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_	
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5	
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	_	_	_	
57.6k	55556	-3.55	8	_	_	_	57.60k	0.00	3	_	_	_	
115.2k	_	_	_	_	_	_	115.2k	0.00	1	_	_	_	

BAUD RATE	SYNC = 0, BRGH = 0, BRG16 = 1												
	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz			
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303	
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575	
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287	
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71	
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65	
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35	
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11	
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5	

BAUD RATE	SYNC = 0, BRGH = 0, BRG16 = 1											
	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	_	_	_
57.6k	55556	-3.55	8	_	_	_	57.60k	0.00	3	_	_	_
115.2k	_	_	_	_	_	_	115.2k	0.00	1	_	_	_

FIGURE 31-13: IDD TYPICAL, EC OSCILLATOR, MEDIUM-POWER MODE, PIC12F1822 AND PIC16F1823 ONLY





FIGURE 31-14: IDD MAXIMUM, EC OSCILLATOR, MEDIUM-POWER MODE, PIC12F1822 AND PIC16F1823 ONLY



#### 32.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELoq® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.


#### 32.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

#### 8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (RF) - 3x3x0.50 mm Body [UDFN]

**ote:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS						
Dimension	MIN	NOM	MAX				
Number of Terminals	Ν	8					
Pitch	е	0.65 BSC					
Overall Height	Α	0.45	0.50	0.55			
Standoff	A1	0.00	0.02	0.05			
Terminal Thickness	A3	0.065 REF					
Overall Width	Е	3.00 BSC					
Exposed Pad Width	E2	1.40	1.50	1.60			
Overall Length	D	3.00 BSC					
Exposed Pad Length	D2	2.20	2.30	2.40			
Terminal Width	b	0.25	0.30	0.35			
Terminal Length	Ĺ	0.35	0.45	0.55			
Terminal-to-Exposed-Pad	K	0.20	-	-			

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M  $\,$


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-254A Sheet 2 of 2

#### 16-Lead Ultra Thin Plastic Quad Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [UQFN]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N	16				
Pitch	е	0.65 BSC				
Overall Height	Α	0.45	0.50	0.55		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.127 REF				
Overall Width	Е	4.00 BSC				
Exposed Pad Width	E2	2.50	2.60	2.70		
Overall Length	D	4.00 BSC				
Exposed Pad Length	D2	2.50	2.60	2.70		
Terminal Width	b	0.25	0.30	0.35		
Terminal Length	L	0.30	0.40	0.50		
Terminal-to-Exposed-Pad	K	0.20	-	-		

#### Notes

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-257A Sheet 2 of 2