



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I²C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	3.5КВ (2К х 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	14-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1823-i-st

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

								/			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 4											
200h ⁽¹⁾	INDF0	Addressing t (not a physic	Addressing this location uses contents of FSR0H/FSR0L to address data memory not a physical register)								
201h ⁽¹⁾	INDF1	Addressing t (not a physic	his location us al register)	es contents of	FSR1H/FSR1	L to address	data memory	ý		XXXX XXXX	XXXX XXXX
202h ⁽¹⁾	PCL	Program Co	unter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
203h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
204h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 0000	uuuu uuuu
205h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Po	inter					0000 0000	0000 0000
206h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
207h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 0000	0000 0000
208h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
209h ⁽¹⁾	WREG	Working Reg	gister	•						0000 0000	uuuu uuuu
20Ah ⁽¹⁾	PCLATH	_	Write Buffer f	for the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
20Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
20Ch	WPUA	_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	11 1111	11 1111
20Dh	—	Unimplemen	ted	•		•	•	•		_	_
20Eh	WPUC ⁽²⁾	_		WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	11 1111	11 1111
20Fh	—	Unimplemen	ted							_	_
210h	—	Unimplemen	ted							_	_
211h	SSP1BUF	Synchronous	s Serial Port R	eceive Buffer/1	Fransmit Regis	ster				XXXX XXXX	uuuu uuuu
212h	SSP1ADD				ADD<	7:0>				0000 0000	0000 0000
213h	SSP1MSK				MSK<	7:0>				1111 1111	1111 1111
214h	SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
215h	SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPI	M<3:0>		0000 0000	0000 0000
216h	SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
217h	SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
218h	—	Unimplemen	ted							_	_
219h	—	Unimplemen	ted							_	_
21Ah	—	Unimplemen	ted							_	_
21Bh	—	Unimplemen	ted							_	_
21Ch	—	Unimplemen	ted							_	_
21Dh	—	Unimplemen	ted							_	_
21Eh		Unimplemen	ted							—	—
21Fh	_	Unimplemen	ted							-	-

TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: PIC16(L)F1823 only.

3: Unimplemented. Read as '1'.

4: PIC12(L)F1822 only.

© 2010-2015 Microchip Technology Inc.

11-0	11-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W/-0/0	R/W-0/0			
		10/0/0/0	10,00,010		<5:0>	10,00 0,0				
bit 7							bit 0			
Legend:										
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'										
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at					R/Value at all	other Resets				
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7-6	Unimpleme	nted: Read as '	0'							
bit 5-0	TUN<5:0>: F	Frequency Tunii	ng bits							
	011111 = N	laximum freque	ency							
	011110 =									
	•									
	•									
	•									
	000001 =									
	000000 = 0	scillator module	e is running at	t the factory-cali	brated frequen	су.				
	111111 =									
	•									
	•									
	•									
	100000 = N	linimum frequei	ncy							

REGISTER 5-3: OSCTUNE: OSCILLATOR TUNING REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF	IRCF<3:0> — SCS<1:0>					65
OSCSTAT	T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	66
OSCTUNE	_			TUN<5:0>					
PIE2	OSFIE	C2IE ⁽¹⁾	C1IE	EEIE	BCL1IE	_	-	_	88
PIR2	OSFIF	C2IF ⁽¹⁾	C1IF	EEIF	BCL1IF	—	_	_	90
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC		TMR10N	173

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC16(L)F1823 only.

TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8		_	FCMEN	IESO	CLKOUTEN	BOREN<1:0>		CPD	40
CONFIGT	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		FOSC<2:0>			46

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC12F1822/16F1823 only.

11.4 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.
- 8. Repeat steps 6 and 7 as many times as required to reprogram the erased row.

11.5 User ID, Device ID and Configuration Word Access

Instead of accessing program memory or EEPROM data memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the EECON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 11-2.

When read access is initiated on an address outside the parameters listed in Table 11-2, the EEDATH:EEDATL register pair is cleared.

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

TABLE 11-2: USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)

EXAMPLE 11-3: CONFIGURATION WORD AND DEVICE ID ACCESS

* *	This code block will read 1 word of program memory at the memory address: PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables; PROG_DATA_HI, PROG_DATA_LO								
	BANKSEL	EEADRL	; Select correct Bank						
	MOVEW	FROG_ADDR_LO	, : Store LSB of address						
	CLRE	FFADRH	; Clear MSB of address						
	CHICI	BEADRI	, cical Mbb of address						
	BSF	EECON1,CFGS	; Select Configuration Space						
	BCF	INTCON,GIE	; Disable interrupts						
	BSF	EECON1,RD	; Initiate read						
	NOP		; Executed (See Figure 11-1)						
	NOP		; Ignored (See Figure 11-1)						
	BSF	INTCON,GIE	; Restore interrupts						
	MOVF	EEDATL,W	; Get LSB of word						
	MOVWF	PROG_DATA_LO	; Store in user location						
	MOVF	EEDATH,W	; Get MSB of word						
	MOVWF	PROG_DATA_HI	; Store in user location						
1									

U-0	U-0	R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x	
—	—	RA5	RA4	RA3	RA2	RA1	RA0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown -n/n = Va			-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared					

REGISTER 12-2: PORTA: PORTA REGISTER

l as '0
2

bit 5-0	RA<5:0>: PORTA I/O Value bits ⁽¹⁾
	1 = Port pin is <u>></u> Vін
	0 = Port pin is <u><</u> VIL

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0
bit 5-4	TRISA<5:4>: PORTA Tri-State Control bits 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	TRISA3: RA3 Port Tri-State Control bit This bit is always '1' as RA3 is an input only
bit 2-0	TRISA<2:0>: PORTA Tri-State Control bits 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

REGISTER 13-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

|--|

bit 5-0

bit 5-0

bit 5-0

IOCAP<5:0>: Interrupt-on-Change PORTA Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 13-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented:	Read	as	'0'
---------	----------------	------	----	-----

IOCAN<5:0>: Interrupt-on-Change PORTA Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 13-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

- IOCAF<5:0>: Interrupt-on-Change PORTA Flag bits
 - 1 = An enabled change was detected on the associated pin.
 - Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.
 - 0 = No change was detected, or the user cleared the detected change.

17.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR Buffer2

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACOUT pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACCON0 register.

EQUATION 17-1: DAC OUTPUT VOLTAGE

<u>IF DACEN = 1</u>

 $VOUT = \left((VSOURCE+ - VSOURCE-) \times \frac{DACR[4:0]}{2^5} \right) + VSOURCE-$

<u>IF DACEN = 0 & DACLPS = 1 & DACR[4:0] = 11111</u>

VOUT = VSOURCE +

<u>IF DACEN = 0 & DACLPS = 0 & DACR[4:0] = 00000</u>

$$VOUT = VSOURCE -$$

VSOURCE+ = VDD or FVR BUFFER 2

VSOURCE- = VSS

17.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in **Section 30.0** "**Electrical Specifications**".

17.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACCON1 register.

The DAC output voltage is determined by the following equations:

17.3 DAC Voltage Reference Output

The DAC can be output to the DACOUT pin by setting the DACOE bit of the DACCON0 register to '1'. Selecting the DAC reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to DACOUT. Figure 17-2 shows an example buffering technique.

R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
MDCHODIS	MDCHPOL	MDCHSYNC			MDCH	1<3:0>		
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'		
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	t POR and BO	R/Value at all o	ther Resets	
'1' = Bit is set		'0' = Bit is clea	ired					
bit 7	MDCHODIS: 1 = Output si 0 = Output si	Modulator High ignal driving the ignal driving the	Carrier Outp peripheral o peripheral o	out Disable bit utput pin (selec utput pin (selec	ted by MDCH< ted by MDCH<	3:0>) is disable 3:0>) is enable	ed d	
bit 6	 MDCHPOL: Modulator High Carrier Polarity Select bit 1 = Selected high carrier signal is inverted 0 = Selected high carrier signal is not inverted 							
bit 5	MDCHSYNC	: Modulator Hig	n Carrier Syn	chronization Er	nable bit			
	1 = Modulato low time 0 = Modulato	or waits for a fal carrier or Output is not	ling edge on synchronized	the high time o I to the high tim	arrier signal be e carrier signal	efore allowing a	a switch to the	
bit 4	Unimplemen	ted: Read as 'o	,					
bit 3-0	MDCH<3:0>	Modulator Data	High Carrier	Selection bits (1)			
	1111 = Res	erved. No chan	nel connecte	d.				
	0101 = Res 0100 = CCF 0011 = Refe 0010 = MDC 0001 = MDC 0000 = Vss	erved. No char 21 output (PWM erence Clock mo CIN2 port pin CIN1 port pin	nel connecte Output mode odule signal (d. e only) CLKR)				

REGISTER 23-3: MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

24.1 Capture Mode

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the CCP1 pin, the 16-bit CCPR1H:CCPR1L register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCP1M<3:0> bits of the CCP1CON register:

- · Every falling edge
- Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCP1IF of the PIR1 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPR1H, CCPR1L register pair is read, the old captured value is overwritten by the new captured value.

Figure 24-1 shows a simplified diagram of the Capture operation.

24.1.1 CCP1 PIN CONFIGURATION

In Capture mode, the CCP1 pin should be configured as an input by setting the associated TRIS control bit.

Also, the CCP1 pin function may be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

Note:	If the CCP1 pin is configured as an output.
	in the even i plane configured de un eutpat,
	a write to the port can cause a capture
	condition.

FIGURE 24-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



24.1.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP1 module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 21.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

24.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP1IE interrupt enable bit of the PIE1 register clear to avoid false interrupts. Additionally, the user should clear the CCP1IF interrupt flag bit of the PIR1 register following any change in Operating mode.

Note:	Clocking Timer1 from the system clock
	(Fosc) should not be used in Capture
	mode. In order for Capture mode to
	recognize the trigger event on the CCP1
	pin, Timer1 must be clocked from the
	instruction clock (Fosc/4) or from an
	external clock source.

24.1.4 CCP1 PRESCALER

There are four prescaler settings specified by the CCP1M<3:0> bits of the CCP1CON register. Whenever the CCP1 module is turned off, or the CCP1 module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCP1CON register before changing the prescaler. Example 24-1 demonstrates the code to perform this function.

EXAMPLE 24-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCP1CON	;Set Bank bits to point
		;to CCP1CON
CLRF	CCP1CON	;Turn CCP1 module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		;the new prescaler
		;move value and CCP1 ON
MOVWF	CCP1CON	;Load CCP1CON with this
		;value

24.3.6 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the CCP1 pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

24.3.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

24.3.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

24.3.9 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 12.1 "Alternate Pin Function**" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	RXDTSEL	SDOSEL	SSSEL	—	T1GSEL	TXCKSEL	P1BSEL ⁽²⁾	CCP1SEL ⁽²⁾	114
CCP1CON	P1M	<1:0>	DC1B	<1:0>		CCP1I	M<3:0>		213
CCPR1L	Capture/Compare/PWM Register x Low Byte (LSB)							191	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
PR2	Timer2 Period	d Register							176*
T2CON	—	- T2OUTPS<3:0> TMR2ON T2CKPS<:0>1							178
TMR2	Timer2 Module Register								176*
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC ⁽¹⁾	_	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121

TABLE 24-8: SUMMARY OF REGISTERS ASSOCIATED WITH STANDARD PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

* Page provides register information.

Note 1: PIC16(L)F1823 only.

2: PIC12(L)F1822 only.

R/W-0/	0 R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CCP1AS	SE	CCP1AS<2:0>	>	PSS1AC<1:0>		PSS1BD<1:0>	
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is ι	unchanged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is	set	'0' = Bit is cle	ared				
bit 7	CCP1ASE: 1 = A shutd 0 = CCP1 c	CCP1 Auto-Shu own event has o outputs are opera	itdown Event S occurred; CCP ⁻ ating	Status bit 1 outputs are in	shutdown state	e	
bit 6-4 CCP1AS<2:0>: CCP1 Auto-Shutdown Source Select bits 000 = Auto-shutdown is disabled 001 = Comparator C1 output high ⁽¹⁾ 010 = Comparator C2 output high ^(1, 2) 011 = Either Comparator C1 or C2 high ^(1, 2) 100 = VIL on FLT0 pin 101 = VIL on FLT0 pin or Comparator C1 high ⁽¹⁾ 110 = VIL on FLT0 pin or Comparator C2 high ^(1, 2)							
bit 3-2 PSS1AC<1:0>: Pins P1A and P1C Shutdown State Control bits ⁽²⁾ 00 = Drive pins P1A and P1C to '0' 01 = Drive pins P1A and P1C to '1' 1x = Pins P1A and P1C tri-state							
bit 1-0	PSS1BD<1 00 = Drive 01 = Drive 1x = Pins F	: 0>: Pins P1B and pins P1B and P1 pins P1B and P1 P1B and P1D tri-s	nd P1D Shutdo D to '0' D to '1' state	own State Conti	rol bits ⁽²⁾		
Note 1: 2:	If C1SYNC is en C2, P1C and P1	abled, the shutd D available on F	own will be de PIC16(L)F1823	layed by Timer only.	1.		

REGISTER 24-2: CCP1AS: CCP1 AUTO-SHUTDOWN CONTROL REGISTER

FIGURE 25-7: SPI DAISY-CHAIN CONNECTION





25.6.5 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition (Figure 25-27) occurs when the RSEN bit of the SSP1CON2 register is programmed high and the Master state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. SCL is asserted low. Following this, the RSEN bit of the SSP1CON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSP1STAT register will be set. The SSP1IF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.2: A bus collision during the Repeated Start
 - condition occurs if:

 SDA is sampled low when SCL
 - goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.



FIGURE 25-27: REPEAT START CONDITION WAVEFORM

25.6.6 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSP1BUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit

on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSP1IF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSP1BUF, leaving SCL low and SDA unchanged (Figure 25-28).

After the write to the SSP1BUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSP1CON2 register. Following the falling edge of the ninth clock transmission of the address, the SSP1IF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSP1BUF takes place, holding SCL low and allowing SDA to float.

25.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level (Case 1).
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1' (Case 2).

When the user releases SDA and the pin is allowed to float high, the BRG is loaded with SSP1ADD and counts down to zero. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 25-36). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 25-37.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 25-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)







Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN	279
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	87
TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	87
		EU	SART Receiv	ve Data Regis	ster			273*
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	278
			BRG	<7:0>				280*
			BRG<	:15:8>				280*
	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	277
	Bit 7 ABDOVF GIE TMR1GIE TMR1GIF SPEN SPEN 	Bit 7Bit 6ABDOVFRCIDLGIEPEIETMR1GIEADIETMR1GIFADIFSPENRX9	Bit 7Bit 6Bit 5ABDOVFRCIDL—GIEPEIETMR0IETMR1GIEADIERCIETMR1GIFADIFRCIFSPENRX9SRENSPENRX9SREN——TRISA5——TRISC5CSRCTX9TXEN	Bit 7Bit 6Bit 5Bit 4ABDOVFRCIDL—SCKPGIEPEIETMR0IEINTETMR1GIEADIERCIETXIETMR1GIFADIFRCIFTXIFSPENRX9SRENCRENSPENRX9SRENBRGTRISA5TRISA4TRISC5TRISC4CSRCTX9TXENSYNC	Bit 7Bit 6Bit 5Bit 4Bit 3ABDOVFRCIDL—SCKPBRG16GIEPEIETMR0IEINTEIOCIETMR1GIEADIERCIETXIESSPIETMR1GIFADIFRCIFTXIFSSPIFTMR1GIFADIFRCIFTXIFSSPIFSPENRX9SRENCRENADDENSPENRX9SRENCRENADDEN	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2ABDOVFRCIDL-SCKPBRG16-GIEPEIETMR0IEINTEIOCIETMR0IFTMR1GIEADIERCIETXIESSPIECCP1IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR1GIFADIFRCIFTXIFSSPIFCCP1IFSPENRX9SRENCRENADDENFERRSPENRX9SRENCRENADDENFERR	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1ABDOVFRCIDL—SCKPBRG16—WUEGIEPEIETMR0IEINTEIOCIETMR0IFINTFTMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IESPENRX9SRENCRENADDENFERROERRBRGYSRENCRENADDENFERROERRBRGYSRENCRENADDENFERROERRBRGYTRISAADDENFERROERRBRGYSRENCRENADDENFERROERRGRGYSRENTRISAADDENFERROERRGRGYTRISATRISATRISATRISAC—TRISA5TRISA4TRISA3TRISA2TRISA1C——TXENSYNCSENDBBRGHTRM1	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0ABDOVFRCIDL—SCKPBRG16—WUEABDENGIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCIFTMR1GEADIERCIETXIESSPIECCP1IETMR2IETMR1IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFSPENRX9SRENCRENADDENFERROERRRX9DBRG-:

TABLE 26-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Asynchronous Reception.

* Page provides register information.

Note 1: PIC16(L)F1823 only.

27.5 Timer Resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either Timer0 or Timer1. The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

27.6 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

Note:	The fixed time base can not be generated
	by the timer resource that the capacitive
	sensing oscillator is clocking.

27.6.1 TIMER0

To select Timer0 as the timer resource for the CPS module:

- Set the T0XCS bit of the CPSCON0 register.
- Clear the TMR0CS bit of the OPTION register.

When Timer0 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer0. Refer to **Section 20.0 "Timer0 Module"** for additional information.

27.6.2 TIMER1

To select Timer1 as the timer resource for the CPS module, set the TMR1CS<1:0> of the T1CON register to '11'. When Timer1 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1. Because the Timer1 module has a gate control, developing a time base for the frequency measurement can be simplified by using the Timer0 overflow flag.

It is recommend that the Timer0 overflow flag, in conjunction with the Toggle mode of the Timer1 Gate, be used to develop the fixed time base required by the software portion of the CPS module. Refer to **Section 21.12 "Timer1 Gate Control Register"** for additional information.

TABI F 27-2 [.]	TIMER1 ENABLE FUNCTION	N

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	On
1	1	Count Enabled by input

27.7 Software Control

The software portion of the CPS module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on Timer0 or Timer1.
- Establishing the nominal frequency for the capacitive sensing oscillator.
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load.
- Set the frequency threshold.

27.7.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base.

27.7.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin.
- Use the same fixed time base as the nominal frequency measurement.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.

-

....

.

TABLE 30-8: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS.(1, 2, 3)

VDD = 3	VDD = 3.0V, TA = 25°C									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
AD01	NR	Resolution	—	_	10	bit				
AD02	EIL	Integral Error		_	±1.7	LSb	VREF = 3.0V			
AD03	Edl	Differential Error	_		±1	LSb	No missing codes VREF = 3.0V			
AD04	EOFF	Offset Error		_	±2.5	LSb	VREF = 3.0V			
AD05	Egn	Gain Error			±2.0	LSb	Vref = 3.0V			
AD06	VREF	Reference Voltage ⁽⁴⁾	1.8		Vdd	V	VREF = (VREF+ minus VREF-)			
AD07	VAIN	Full-Scale Range	Vss	_	VREF	V				
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	_		10	kΩ	Can go higher if external 0.01µF capacitor is present on input pin.			

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

4: ADC Reference Voltage (REF+) is the selected input, VREF+ pin, VDD pin or the FVR Buffer 1. When the FVR is selected as the reference input, the FVR Buffer 1 output selection must be 2.048V or 4.096V (ADFVR<1:0> = 1x).

TABLE 30-9: ADC CONVERSION REQUIREMENTS

Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C										
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
AD130*	Tad	A/D Clock Period	1.0	-	9.0	μs	Tosc-based			
		A/D Internal RC Oscillator Period	1.0	2.5	6.0	μS	ADCS<1:0> = 11 (ADRC mode)			
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	_	11	-	TAD	Set GO/DONE bit to conversion complete			
AD132*	TACQ	Acquisition Time	—	5.0	_	μs				
*	Those	parameters are observatorized but	not toot		1					

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Note 1: The ADRES register may be read on the following TCY cycle.



FIGURE 30-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)







FIGURE 30-24: HFINTOSC FREQUENCY ACCURACY OVER DEVICE VDD AND TEMPERATURE





FIGURE 31-15: IDD TYPICAL, EC OSCILLATOR, HIGH-POWER MODE,



FIGURE 31-16: IDD MAXIMUM, EC OSCILLATOR, HIGH-POWER MODE, PIC12LF1822 AND PIC16LF1823 ONLY



14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N		14			
Pitch	е		0.65 BSC			
Overall Height	Α	-	-	1.20		
Molded Package Thickness	A2	0.80	1.00	1.05		
Standoff	A1	0.05	-	0.15		
Overall Width	E	6.40 BSC				
Molded Package Width	E1	4.30	4.40	4.50		
Molded Package Length	D	4.90	5.00	5.10		
Foot Length	L	0.45	0.60	0.75		
Footprint	(L1)		1.00 REF			
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.09	-	0.20		
Lead Width	b	0.19	-	0.30		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
- protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2